Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1495508pxj; Fri, 18 Jun 2021 08:21:20 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzg4j8n25E6YNJiJaNUokTlfHr26n5NIJ11z92EViDomKE68ECN4+Ue43zSh4il9ywF+ehD X-Received: by 2002:a6b:f704:: with SMTP id k4mr8559403iog.191.1624029680415; Fri, 18 Jun 2021 08:21:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624029680; cv=none; d=google.com; s=arc-20160816; b=ZM4JOOV28GiM0I4GBgi64a2SauSttsxP9DVxaWaItoMq6GpXGq0wxlZ/pf/+9Xqcqn 30Z6Fq8qNR7q7DKxtHIgH894S0fTQGbZv0X9OuQetvnUDWAHjAK+P0/orOYC2ApFqcMr Y3/dzwnBMJ8w9XNKWhKiGe9k82D5vU/PalwP0q7635efaaX7SFmdCJsinTik9mhbo+0k vuMDA/avmoKOiNzNqoi9O+bplv/O3CuFoAbQyjOvcismC9jnZiuC23ZbrWDN208ANJ1K 26kYfiVja/031likkd6oNaZNPO5T7cGBtHKbecGOB2qAHFYBNucRUgXQosSvjK/Jopl4 apSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :to:subject:dkim-signature; bh=2+aVtjIZPMWAlSORuslJEgy3WIqb0GMm7Q4JpdPCkC0=; b=fMpZgkSEVnc9gSjfDsJnyV+WVzclue5ASXrTSmWyhPapideK5eD0hXw+Vzo9jNyIft gx+CyXwwWA7APwO9grXcY1YxXdoFGeTtWRj81LbbMNaZ0lMnZ0gnDGWxazC/nRsZQOab AyL0nrNh9YS0oHsrAuUr3gKVTKJigwgKchtqaYI7N/E+JZAVecv8hLBjUe+oshkhzNaY NjKQjODTVXb5ftAT2NbgUaqa/Guut2ftvxZKhJ+SksGcvlUCF/yuhWA/BM9jEjBzppqs J66AAUDkVMiGAGWKSAFETGS8YrvdNIXB8byaJpJEcm8Y65dt1O/Ijam4++gZvTZT5hGT 8bdA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TId1KcZQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d198si9506847jac.70.2021.06.18.08.21.06; Fri, 18 Jun 2021 08:21:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TId1KcZQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233716AbhFRLn2 (ORCPT + 99 others); Fri, 18 Jun 2021 07:43:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35488 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232987AbhFRLn0 (ORCPT ); Fri, 18 Jun 2021 07:43:26 -0400 Received: from mail-wr1-x436.google.com (mail-wr1-x436.google.com [IPv6:2a00:1450:4864:20::436]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DA296C061574 for ; Fri, 18 Jun 2021 04:41:12 -0700 (PDT) Received: by mail-wr1-x436.google.com with SMTP id a11so10433304wrt.13 for ; Fri, 18 Jun 2021 04:41:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:references:from:message-id:date:user-agent:mime-version :in-reply-to:content-language:content-transfer-encoding; bh=2+aVtjIZPMWAlSORuslJEgy3WIqb0GMm7Q4JpdPCkC0=; b=TId1KcZQnz4L0hbs4WelnUMqcvwWWi1WzMVQ5EOOM2NgW6Xi2Y9wwFhhDRFn7VX7hS uaWIZNTtdUL8kzuGdo494lwZEYt1+LEw4vydd790n69r7iz8DfD7JaO7PGii2coZFaFh yzwVf0YskKDyzKyEjLltHqA4Vr3uihuQDYJ5v7F8idCcAlrZHEyC9Rk7wz/4PGECRTZE SgiSuE0hgiaVyqmmRMmk/d0P4vWxXeuq86Z54X7DqS99MZDUg+GXaXmQbDbr09Ly71D3 gJYwRPPhUaTgiZ7jpnwXEhGdJRcnZhSvRhyD6WxXpeNeVABMkSj9k00eauzED27LCSpn fejQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=2+aVtjIZPMWAlSORuslJEgy3WIqb0GMm7Q4JpdPCkC0=; b=B/P7cvyy8ebDHnjc1/1JJ9oPJRvweZqIp0n0KD3aYPhZwAdJoxAU19b9DDlFadog8t XkvXWwRUVSRvjTmH4LlTRcbFVFHWfIxPlfEp+eWdubPCdv1OgZkoA1yENGIs/foD/nbm fHPn74oLg5bGkr/UEUW/2psQtH4unvaROBu5z9FRob7zfPFAAq0Zt0IXGr+RjiHhMONo HUjMw+TMt8ygIwTYV4gboGMFaIKIbjCYxnpv+ST1jBC/UWkS7BWft2X/091MsOTu+LEe rIIuToskwtuxtYZgm0eNhauP0OTJoTHU0hmoAwFT+2dLvvizBRAvRr/6ZsEQ1Q5LIaQH bXtg== X-Gm-Message-State: AOAM530XxGFd2RSiCOj+MHBQT5z840tcdDrp1uYUOZfzKaviMF00ReLz VUgoCam/Axfl6fBspprm4zisFw== X-Received: by 2002:a5d:6849:: with SMTP id o9mr11612861wrw.44.1624016471416; Fri, 18 Jun 2021 04:41:11 -0700 (PDT) Received: from [192.168.86.34] (cpc86377-aztw32-2-0-cust226.18-1.cable.virginm.net. [92.233.226.227]) by smtp.googlemail.com with ESMTPSA id u15sm8553491wmq.1.2021.06.18.04.41.09 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Fri, 18 Jun 2021 04:41:10 -0700 (PDT) Subject: Re: [PATCH v3] ASoC: qcom: Fix for DMA interrupt clear reg overwriting To: Marek Szyprowski , Srinivasa Rao Mandadapu , agross@kernel.org, bjorn.andersson@linaro.org, lgirdwood@gmail.com, broonie@kernel.org, robh+dt@kernel.org, plai@codeaurora.org, bgoswami@codeaurora.org, perex@perex.cz, tiwai@suse.com, rohitkr@codeaurora.org, linux-arm-msm@vger.kernel.org, alsa-devel@alsa-project.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, swboyd@chromium.org, judyhsiao@chromium.org References: <20210609072310.26099-1-srivasam@codeaurora.org> <5ae06ccb-ffd4-ca9f-5a88-1f8bf8b48d37@samsung.com> From: Srinivas Kandagatla Message-ID: <83be2add-2fa7-a16e-4250-95520e80c514@linaro.org> Date: Fri, 18 Jun 2021 12:41:09 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.8.0 MIME-Version: 1.0 In-Reply-To: <5ae06ccb-ffd4-ca9f-5a88-1f8bf8b48d37@samsung.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Marek, Thanks for testing next and reporting this back. On 17/06/2021 20:35, Marek Szyprowski wrote: > Hi, > > On 09.06.2021 09:23, Srinivasa Rao Mandadapu wrote: >> The DMA interrupt clear register overwritten during >> simultaneous playback and capture in lpass platform >> interrupt handler. It's causing playback or capture stuck >> in similtaneous plaback on speaker and capture on dmic test. >> Update appropriate reg fields of corresponding channel instead >> of entire register write. >> >> Fixes: commit c5c8635a04711 ("ASoC: qcom: Add LPASS platform driver") >> >> Signed-off-by: Srinivasa Rao Mandadapu > > This patch landed recently in linux-next as commit da0363f7bfd3 ("ASoC: > qcom: Fix for DMA interrupt clear reg overwriting"). It breaks ALSA > playback on DragonBoard 410c (arch/arm64/boot/dts/qcom/apq8016-sbc.dts). > After applying this patch, running 'speaker-test -l1' never finishes. > There is no error nor kernel warning message. Before that commit, the > playback worked fine on that board. TBH, I should have looked at the hw register description that is being updated in the patch. This is a software write only and hardware readable register for which update_bits really does not make sense at all. While digging out I found an issue with regmap_cache reads which should have reported an error while attempting to even do this. I sent out a patch to fix this. Now for this patch itself, We should send a patch to revert it. thanks, srini > >> --- >> Changes since v2: >> -- Removed redundant variables. >> Changes since v1: >> -- Subject lines changed. >> sound/soc/qcom/lpass-platform.c | 12 ++++++------ >> 1 file changed, 6 insertions(+), 6 deletions(-) >> >> diff --git a/sound/soc/qcom/lpass-platform.c b/sound/soc/qcom/lpass-platform.c >> index 0df9481ea4c6..f9df76d37858 100644 >> --- a/sound/soc/qcom/lpass-platform.c >> +++ b/sound/soc/qcom/lpass-platform.c >> @@ -526,7 +526,7 @@ static int lpass_platform_pcmops_trigger(struct snd_soc_component *component, >> return -EINVAL; >> } >> >> - ret = regmap_write(map, reg_irqclr, val_irqclr); >> + ret = regmap_update_bits(map, reg_irqclr, val_irqclr, val_irqclr); >> if (ret) { >> dev_err(soc_runtime->dev, "error writing to irqclear reg: %d\n", ret); >> return ret; >> @@ -650,10 +650,11 @@ static irqreturn_t lpass_dma_interrupt_handler( >> struct lpass_variant *v = drvdata->variant; >> irqreturn_t ret = IRQ_NONE; >> int rv; >> - unsigned int reg = 0, val = 0; >> + unsigned int reg, val, mask; >> struct regmap *map; >> unsigned int dai_id = cpu_dai->driver->id; >> >> + mask = LPAIF_IRQ_ALL(chan); >> switch (dai_id) { >> case LPASS_DP_RX: >> map = drvdata->hdmiif_map; >> @@ -676,8 +677,7 @@ static irqreturn_t lpass_dma_interrupt_handler( >> return -EINVAL; >> } >> if (interrupts & LPAIF_IRQ_PER(chan)) { >> - >> - rv = regmap_write(map, reg, LPAIF_IRQ_PER(chan) | val); >> + rv = regmap_update_bits(map, reg, mask, (LPAIF_IRQ_PER(chan) | val)); >> if (rv) { >> dev_err(soc_runtime->dev, >> "error writing to irqclear reg: %d\n", rv); >> @@ -688,7 +688,7 @@ static irqreturn_t lpass_dma_interrupt_handler( >> } >> >> if (interrupts & LPAIF_IRQ_XRUN(chan)) { >> - rv = regmap_write(map, reg, LPAIF_IRQ_XRUN(chan) | val); >> + rv = regmap_update_bits(map, reg, mask, (LPAIF_IRQ_XRUN(chan) | val)); >> if (rv) { >> dev_err(soc_runtime->dev, >> "error writing to irqclear reg: %d\n", rv); >> @@ -700,7 +700,7 @@ static irqreturn_t lpass_dma_interrupt_handler( >> } >> >> if (interrupts & LPAIF_IRQ_ERR(chan)) { >> - rv = regmap_write(map, reg, LPAIF_IRQ_ERR(chan) | val); >> + rv = regmap_update_bits(map, reg, mask, (LPAIF_IRQ_ERR(chan) | val)); >> if (rv) { >> dev_err(soc_runtime->dev, >> "error writing to irqclear reg: %d\n", rv); > > Best regards >