Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: PG1dKjXCjjZkAxHisfr37kwSHtoUp+0By62Uybi4krqhgb6a9giuRStBnsBZNy/u3TjeJkkCaa
 /x5Bwf+RMOdIxKzLBZFoFIJ1j3m8rCt0MJPJjmaxmk7dd0fgzjiDJxJOGyfGS32V6njv1zd8nB
 mVqMbbRbbjHjxRzh83jQam8PqOBeC8CJCf9C3pCZwc/PxJHv0o/AFG7I8PMvo9HHh8ZhELFYy1
 RjzkTm6V/NmvTAojK1650nNkqz+Cx4kKQWojbxSdOwo+rvIAyjm6PmJl4FccRrUphWRjv2M7rB
 t/Q=
From:   Anup Patel <anup.patel@wdc.com>
To:     Palmer Dabbelt <palmer@dabbelt.com>,
        Palmer Dabbelt <palmerdabbelt@google.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Thomas Gleixner <tglx@linutronix.de>,
        Marc Zyngier <maz@kernel.org>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Rob Herring <robh+dt@kernel.org>
Cc:     Atish Patra <atish.patra@wdc.com>,
        Alistair Francis <Alistair.Francis@wdc.com>,
        Anup Patel <anup@brainfault.org>,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, Anup Patel <anup.patel@wdc.com>,
        Bin Meng <bmeng.cn@gmail.com>
Subject: [RFC PATCH v2 09/11] dt-bindings: timer: Add ACLINT MTIMER bindings
Date:   Fri, 18 Jun 2021 18:08:49 +0530
Message-Id: <20210618123851.1344518-10-anup.patel@wdc.com>
In-Reply-To: <20210618123851.1344518-1-anup.patel@wdc.com>
References: <20210618123851.1344518-1-anup.patel@wdc.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from wdc.com (122.171.164.186) by MA1PR0101CA0025.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a00:22::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4242.15 via Frontend Transport; Fri, 18 Jun 2021 12:39:52 +0000
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 500a6c3e-0a3b-40b0-275e-08d932562dfe
X-MS-TrafficTypeDiagnostic: CO6PR04MB7857:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <CO6PR04MB785792493C505D62F908E4748D0D9@CO6PR04MB7857.namprd04.prod.outlook.com>
WDCIPOUTBOUND: EOP-TRUE
X-MS-Oob-TLC-OOBClassifiers: OLM:7219;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: mzrunNa8l4B0ptsU5G8bjndQuoWK+9x/B86CMnFtvp9/h3NtvClPInc83QyG6oa7xz5kI/qFb0MWj4DiVs8Ra/covRDUPdpLzUNzNxU5F285mxPautEtn0Y23C67oFGV2uHeTSmjtXN2akS49ukbIjBhSdnASDMdUyfnrqqeYUsHZ2d0r+1vHNswhTv1758gcg7CMSN2hcr0IP+Rw4IpwlzVpUNOj9kNJw6Bf11ZcWvx3HvrbxjjYE5sbf1Pjh5ZeWdV0UvrPpLeEYx4kQDblhWGM8VZV+FEBvExxEwsQcOWH+eI+/mUIFFkbLRoGrY1vgn7k7hULJ7nLc6qj4uNoc+Pq8uJxT23JyWyUt9z+POFO57p5Y0k9+4jCJFD3EhDxIDjP7czurfwMwq7zwRlARjELzstVQ5wue5d8nd9vM0+VCkbXL21o9h+bNCQzoQfoO/2bD7tBttpXTxgoZvhifYNH99K8ssnagC6GQJX2/ZUWGhBz4I9bKgYmc4Aeb1iqbUwYTvDFX4jsnzCPkO/37vg1uhonD/4P1Z/9NnJtcjMT8j+FcrYT52wK0fZfvBHR7My2yheieCxu9wdnx0a6vsK4syPpWYMZCeAfc1XXD0Mn9Pg+A/fPfm1WORzUdbKzFLA0HraRD3h+GK0ytgn9ZPCN9L0SAJULP/unL5KwU7Wvv99RiZXJVVl0GxruzBehl6fTCRaba+Q4AGsD6tsldGTlUAs/gI0M2bzyh0D9iyCBjoq+w64yJ2fbFlPRiYkh1S9BginJM4WtnXXLV4IzhQ2ooVXkifh/8M7hwfUekDEoOwXAlnGJIAqfceFvZO2O/LdZI3Mt5g5EVMU75BmnA==
X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CO6PR04MB7812.namprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(346002)(396003)(366004)(39850400004)(376002)(136003)(956004)(2906002)(478600001)(316002)(86362001)(52116002)(8936002)(44832011)(2616005)(8676002)(4326008)(186003)(36756003)(5660300002)(55016002)(83380400001)(6666004)(7416002)(7696005)(110136005)(66556008)(54906003)(66476007)(66946007)(8886007)(38100700002)(1076003)(38350700002)(26005)(966005)(16526019)(473944003);DIR:OUT;SFP:1102;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?ECq07MtUIobe/q67iQBKBfbLSirp1RzSNmg00hRRjVLNw6wRDIOV416x0vqY?=
 =?us-ascii?Q?y9k3/c3+dyHyJM7EaV2TwFQFWukBb60uWcbdP+CJFFcXPi+mLqT6V1o3jSI0?=
 =?us-ascii?Q?Q5yEqPP4tIkfeD8uuGmRs/ITxCu5zp1jfQZry7f15XMmxJCzzIkgp8dlU/BN?=
 =?us-ascii?Q?cAHGeuiyxFSIhhUqahUVEiFo6v9xgATLk4TvpXXbjVCyFIZ7i8EdopuBYK9J?=
 =?us-ascii?Q?QPgr8WNhP+nLr5ZUy3bMj9Tp2ILgeOGQIuZYvkAYt77qUyGRcvlzuUEGdT/h?=
 =?us-ascii?Q?Wf266OE6Tf1xywcsgJ2JbUPfbcxo220ket8WQbEG7XLQD/oNm9zgZ3ID0oCp?=
 =?us-ascii?Q?UJnEfgqw4ejoU7sdZYNjdGlE8HYgWSf4X+Q496DpeeTOrk2Ew8o8lb0KLJrH?=
 =?us-ascii?Q?WDzH1+ZUSaVrMaSYuq/92FUC/VhnSJn0DBNp6j5TtvwZix46tyH+Y8SgsHfz?=
 =?us-ascii?Q?NdLleUeh3I8k+WpV6A+WVbYP5LMywfK3SSqtSfNamY1J+Bx9t9COB9i/xHhj?=
 =?us-ascii?Q?I/zEUASlbpE6DW4fPsxXGdWV9gTIsap0MCjqYQdlYqQjFBOrsh3mfK7jbLIT?=
 =?us-ascii?Q?/Em/4qDYFcuNYUMy/zA9SYNfPTCLQjGvfNwgh4BMIZ0ZJLZdEW1M0anwpM8g?=
 =?us-ascii?Q?C+wah99BTFsyMHDGqcaDGBwg5tiTtC0sSFlZxSzknpzAYCMAW9uCbP4u3rdT?=
 =?us-ascii?Q?RQERw8FevXTrotNwXW4u9tdEjS/kfsEG4hfQQDe+PspWOHbyz89bfCoDUcFW?=
 =?us-ascii?Q?c2vja4bsAaKpUo3NoRGjXzNNLtMm6bGjtGdiaNVHSZecPbj6jzHZr89baeh2?=
 =?us-ascii?Q?JIQprmaEKE9kwbEUHWdv25/py5bGcWm2JzwmpkYWB8iDr6H+SDFcLNFSyix9?=
 =?us-ascii?Q?szNNkuqrGz6AM4OV+OJeX7hZiOtbs8y97t+qJPMzJlC6Q1HH7xgaOPJKoB/u?=
 =?us-ascii?Q?WLKNv+el+Qq9ZWCdTJY/fieterujjVCrkEVV8hkS1nDhNPMGcIRfyUcNFuh6?=
 =?us-ascii?Q?Xfn1jCAT5C/BF7RUG9t6li13Hz+K8JUuTB8FgX3c9V/t8IOcTrvV5KnMPhzi?=
 =?us-ascii?Q?FJkYHfn9BFvAXfgIrWzreuaPB4nrwlxv2Bp2QnJT3Kvo7BqxrvBsEdOh8tqq?=
 =?us-ascii?Q?YiTVRAleon77KZA/fqfyo9SdOKkDzm/McrtV6uwfhVs5oFD/E8jkCTkqOKN1?=
 =?us-ascii?Q?uBPRw7jqRx5A1nNi19941hftHac2yD2ufSgiI5vKEgJHbfmQ1RYe+2z2TdvV?=
 =?us-ascii?Q?t/8CHWKaYN+uva+s1gsJvAwTR1OwUgmOL+3dIGskvQrlukl7OTOIDdE81HT/?=
 =?us-ascii?Q?RbWmz2r+oNikqR6O5LXpN8xP?=
X-OriginatorOrg: wdc.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 500a6c3e-0a3b-40b0-275e-08d932562dfe
X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Jun 2021 12:39:57.0828
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: VMfYPaFH8Pg2B8yLlmCDEjX0YsVNNajwKaGFgyP4C9Xjf1ZLEIie9ue5YD4PFnCdRPmy3XnzlFWvVMTIdiyfTQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7857
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

We add DT bindings documentation for the ACLINT MTIMER device
found on RISC-V SOCs.

Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
---
 .../bindings/timer/riscv,aclint-mtimer.yaml   | 55 +++++++++++++++++++
 1 file changed, 55 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml

diff --git a/Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml b/Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml
new file mode 100644
index 000000000000..1f467c869d44
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml
@@ -0,0 +1,55 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/timer/riscv,aclint-mtimer.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: RISC-V ACLINT M-level Timer
+
+maintainers:
+  - Anup Patel <anup.patel@wdc.com>
+
+description:
+  RISC-V SOCs include an implementation of the M-level timer (MTIMER) defined
+  in the RISC-V Advanced Core Local Interruptor (ACLINT) specification. The
+  ACLINT MTIMER device is documented in the RISC-V ACLINT specification found
+  at https://github.com/riscv/riscv-aclint/blob/main/riscv-aclint.adoc.
+
+  The ACLINT MTIMER device directly connects to the M-level timer interrupt
+  lines of various HARTs (or CPUs) so the RISC-V per-HART (or per-CPU) local
+  interrupt controller is the parent interrupt controller for the ACLINT
+  MTIMER device.
+
+  The clock frequency of ACLINT is specified via "timebase-frequency" DT
+  property of "/cpus" DT node. The "timebase-frequency" DT property is
+  described in Documentation/devicetree/bindings/riscv/cpus.yaml
+
+properties:
+  compatible:
+    items:
+      - const: riscv,aclint-mtimer
+
+    description:
+      Should be "<vendor>,<chip>-aclint-mtimer" and "riscv,aclint-mtimer".
+
+  reg:
+    maxItems: 1
+
+  interrupts-extended:
+    minItems: 1
+
+additionalProperties: false
+
+required:
+  - compatible
+  - reg
+  - interrupts-extended
+
+examples:
+  - |
+    timer@2004000 {
+      compatible = "riscv,aclint-mtimer";
+      interrupts-extended = <&cpu1intc 7 &cpu2intc 7 &cpu3intc 7 &cpu4intc 7>;
+      reg = <0x2004000 0x8000>;
+    };
+...
-- 
2.25.1