Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1682422pxj; Fri, 18 Jun 2021 12:32:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyXTntEdju8qhtJ3mtVn7MnjR7zYxCh10tLB9IX64rwjJ2nh7e/kO8LHcf1l3VER5c3yFFp X-Received: by 2002:aa7:c3d0:: with SMTP id l16mr7211193edr.65.1624044759831; Fri, 18 Jun 2021 12:32:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624044759; cv=none; d=google.com; s=arc-20160816; b=jlXodd7vx4WBlCAMQDxq4EFK9+movEn2qBzoXCktimDBk+iCGhO3ATpemewVzGfm4+ +Bp1ujkDFDp+22hCrZvdaBVet2xkLbegxXxMxebQOiUI2jxZPYpwYuDlMzJYR8HTqheG hjv5GDEqHAmSMMthxNx8cgXVGfR+paAVvyeAm/oOCrMPFwv2g9UxixQnfyQIVtp7ZA6t 41Rv+pKwOoxXZdqXsn+hVo5RutxfWJpxEP9XdU2/8xfSKIj1JKeZo0wcGE5eFkSEEznI 1ls1yfat4KCs07/JOsDC1RYaj41F38g2YEMtU483q0ti8u9UPlqGoRr6s8xuZdGdc6kK PM6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=Z45ZRVY3PmNbKDWQ2pZtZofzyWVzRspxGBeBytptIKU=; b=gUIUGVgQURvrNE0FbACexWydDBf4KyQUwt+M4KzFX5gNBoi9nGkXOZXwdpy4zpYSd8 qIzoPeztmiNYhUHpIwohlpneLCPpMTvdQqEWUTkT6CtoC5ciVK9oZ4njUxy7nVzYVE/B 85IWnIaf2HVIJHX5yqcvwur31ftYmrGeb6uLydMfTkFLf8d+r0YHZT7f+d0Oz6+GDNZP NcRQrM9aGNWpVVoPt9BjyHY4KWGBpl7QFYd7VgosGrJkRNL8NmEFGCnFknem6k/OPEDb BSq77xwAGDWOVhEJugFvOnYe5MAlxUNUg9+o5qOsOCOVx/+Q1tTOFCnQkzkVYAdpVO10 ZThg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZdhDET5t; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s6si3275883ejs.573.2021.06.18.12.32.16; Fri, 18 Jun 2021 12:32:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZdhDET5t; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233998AbhFRRrB (ORCPT + 99 others); Fri, 18 Jun 2021 13:47:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33156 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233642AbhFRRrA (ORCPT ); Fri, 18 Jun 2021 13:47:00 -0400 Received: from mail-ot1-x330.google.com (mail-ot1-x330.google.com [IPv6:2607:f8b0:4864:20::330]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5D319C061574 for ; Fri, 18 Jun 2021 10:44:50 -0700 (PDT) Received: by mail-ot1-x330.google.com with SMTP id i12-20020a05683033ecb02903346fa0f74dso10446723otu.10 for ; Fri, 18 Jun 2021 10:44:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=Z45ZRVY3PmNbKDWQ2pZtZofzyWVzRspxGBeBytptIKU=; b=ZdhDET5thU5UyF8i25/TsxNo2D/56hddVFvS0Qz7b5DIzhtYvMCQ3QELfHYJjeHfNc zcUhzimmRiktF3G4OT7YnkiOe4miOflPUZ5ZEOat8qYfYHti5FuF+DhBPyNXUyTcxdD8 FeHEm2d5faieVWlKpPmviY8mATkiuAsqFgjrQjRO5KJ1OnJx2Pnj3la6sJEWSEC/ZHfJ oOfAlFYmnQqfR4FZj6wwq6Zue5pal+X5i8MZeAZM7J0FfO7HLlPT5s/RuH3opJSMGup4 oiZ6LKmoM1jzeZ/TLiXdHLpOnSA0OFyzrTZ7B2xC6YYn9ZYkFjavS9EpnTRsyoUtsoeX 4opw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=Z45ZRVY3PmNbKDWQ2pZtZofzyWVzRspxGBeBytptIKU=; b=tVqbVz6UTAzuXdrVNxJRnhj/FNcKyOsQfp/FUrU859sAiFfu54/SNGfqPt9Jcwb/eL wp5rn/ekpggRvLGhi+8V7N1ppN/8JdunSZiwgcw9sdcwcYRiI+giTgdj9orUvLpCEyU6 WWum74J9TwFxQI5xG/5ajZtx/slTw9oSTojFqjZRIIr0Zxy5ws3Se2U7XC9OWQhmMxrg bes+wuBmwsPi2uIQ9ocgzU7tOkwqvSTnUOrDS66SqQSFTjHvHjMx6+lNQ54k9EAT5A/h uezTSKl+STyGX7q0yuWA0Elu6RPCOt9pSrpiwIGb2HZR2BF++rZK35+O4swNeoinxcfv Dj+g== X-Gm-Message-State: AOAM530lyWcRnCSTRlFxwQJRrgLmxDb9gphv2uSfI4V1tm2rSF8qYYVs s9dNu7ZLyAROrsgQW6xRXP8f0w== X-Received: by 2002:a05:6830:40b4:: with SMTP id x52mr10145439ott.117.1624038289768; Fri, 18 Jun 2021 10:44:49 -0700 (PDT) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id 79sm2163284otc.34.2021.06.18.10.44.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Jun 2021 10:44:49 -0700 (PDT) Date: Fri, 18 Jun 2021 12:44:47 -0500 From: Bjorn Andersson To: Shaik Sajida Bhanu Cc: adrian.hunter@intel.com, ulf.hansson@linaro.org, robh+dt@kernel.org, asutoshd@codeaurora.org, stummala@codeaurora.org, vbadigan@codeaurora.org, rampraka@codeaurora.org, sayalil@codeaurora.org, sartgarg@codeaurora.org, rnayak@codeaurora.org, saiprakash.ranjan@codeaurora.org, sibis@codeaurora.org, okukatla@codeaurora.org, djakov@kernel.org, cang@codeaurora.org, pragalla@codeaurora.org, nitirawa@codeaurora.org, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, agross@kernel.org Subject: Re: [PATCH V2] arm64: dts: qcom: sc7180: Add xo clock for eMMC and Sd card Message-ID: References: <1623835059-29302-1-git-send-email-sbhanu@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1623835059-29302-1-git-send-email-sbhanu@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed 16 Jun 04:17 CDT 2021, Shaik Sajida Bhanu wrote: > Add XO clock for eMMC and SDCard as it would help in calculating dll > register values. > > Signed-off-by: Shaik Sajida Bhanu > Reviewed-by: Konrad Dybcio > --- > > Changes since V1: > - Updated commit message as suggested by Bjorn Andersson. > - Added space after before xo clock name as suggested by > Konrad Dybcio. Thank you Shaik. Sorry if I wasn't clear when I tried to say that I fixed these things and applied your previous patch. Regards, Bjorn > --- > arch/arm64/boot/dts/qcom/sc7180.dtsi | 10 ++++++---- > 1 file changed, 6 insertions(+), 4 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sc7180.dtsi b/arch/arm64/boot/dts/qcom/sc7180.dtsi > index 52115e0..fb1d9ad 100644 > --- a/arch/arm64/boot/dts/qcom/sc7180.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc7180.dtsi > @@ -701,8 +701,9 @@ > interrupt-names = "hc_irq", "pwr_irq"; > > clocks = <&gcc GCC_SDCC1_APPS_CLK>, > - <&gcc GCC_SDCC1_AHB_CLK>; > - clock-names = "core", "iface"; > + <&gcc GCC_SDCC1_AHB_CLK>, > + <&rpmhcc RPMH_CXO_CLK>; > + clock-names = "core", "iface", "xo"; > interconnects = <&aggre1_noc MASTER_EMMC 0 &mc_virt SLAVE_EBI1 0>, > <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_EMMC_CFG 0>; > interconnect-names = "sdhc-ddr","cpu-sdhc"; > @@ -2564,8 +2565,9 @@ > interrupt-names = "hc_irq", "pwr_irq"; > > clocks = <&gcc GCC_SDCC2_APPS_CLK>, > - <&gcc GCC_SDCC2_AHB_CLK>; > - clock-names = "core", "iface"; > + <&gcc GCC_SDCC2_AHB_CLK>, > + <&rpmhcc RPMH_CXO_CLK>; > + clock-names = "core", "iface", "xo"; > > interconnects = <&aggre1_noc MASTER_SDCC_2 0 &mc_virt SLAVE_EBI1 0>, > <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_SDCC_2 0>; > -- > QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member > of Code Aurora Forum, hosted by The Linux Foundation >