Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3588983pxj; Mon, 21 Jun 2021 02:04:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwOhOp1htldjb/E/ELJgfZZYkCOEwoxxMH6bL+iWN0RyibKjYf0QoIvTBLYjUru9JkVz3AP X-Received: by 2002:a17:907:3e1b:: with SMTP id hp27mr5522217ejc.470.1624266292808; Mon, 21 Jun 2021 02:04:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624266292; cv=none; d=google.com; s=arc-20160816; b=ALXzyvmKOXQwyEPKdmqGWGhQ3DPC70xgtw/R7A9YiyB3ytRjul95Kedo/6nmoRQ7bX GX20F3CcMGQjnUbUUR6GJoKTnTpgd9R4wkArkyiM0K3rxocqwIj/FABbg0s3ycegBjgZ EoB/NUlaA6+Zbv/NDV53QclUovyH68ALIEhIHOxAwCmbp4KIpkxsCbIECAL7C09VGSGR kFZZqoEHQUIyx/m/Jq84sbMwNyeSj0G+bz9U0wlYhgswVavOEFjVLaIAwJTlV6zicEA2 1kWNrJgnE38w2M9Zg31gI0VXNloNCJ6rFHRAJmOIkeoRueCUsMqNWsrkBP4jhaJsrD0g yO9g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:user-agent:references:in-reply-to :subject:cc:to:from:message-id:date; bh=WXEIlXXGOTjgncU1GJjFPagDHT5VSGT6EVwzfTZs/Ek=; b=L5VPyISbxzixhsHQV01HUxSVDGT4rvmLCSXg9LptVhX6Qti/ueIO0OtcEhq4kxt2vS X4XRyqKGHdbalmy0H+P+MiGq2Ad/7u3ehmKmcabLzGm1b+W31sri31pA3ujYvDplp92t gx7XAwl4dsiNvn9j314qgg59fwTiIBHiXzsemUgB10EavIO02nCthov16voJBcu/FMCC 1gpqtJfS4HH5ClecXwGgMEgjdMK3CuvcHEKCaxCTkSLGrhDwO1JlOY/0rSPtDe1bHyeH ij24Wn/H6KBt+uPxpQCMfGhHOOLxyP2iFZCGSaMzYcE3amgqHEsLp57pTnUH8Qn7xpB9 XofA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d4si7850668ejl.538.2021.06.21.02.04.30; Mon, 21 Jun 2021 02:04:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230102AbhFUJDR (ORCPT + 99 others); Mon, 21 Jun 2021 05:03:17 -0400 Received: from mail.kernel.org ([198.145.29.99]:40932 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229618AbhFUJDQ (ORCPT ); Mon, 21 Jun 2021 05:03:16 -0400 Received: from disco-boy.misterjones.org (disco-boy.misterjones.org [51.254.78.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 8069161002; Mon, 21 Jun 2021 09:01:02 +0000 (UTC) Received: from sofa.misterjones.org ([185.219.108.64] helo=why.misterjones.org) by disco-boy.misterjones.org with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1lvFng-008omp-Gs; Mon, 21 Jun 2021 10:01:00 +0100 Date: Mon, 21 Jun 2021 10:01:00 +0100 Message-ID: <87a6njd22b.wl-maz@kernel.org> From: Marc Zyngier To: Steven Price Cc: Catalin Marinas , Will Deacon , James Morse , Julien Thierry , Suzuki K Poulose , kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Dave Martin , Mark Rutland , Thomas Gleixner , qemu-devel@nongnu.org, Juan Quintela , "Dr. David Alan Gilbert" , Richard Henderson , Peter Maydell , Andrew Jones Subject: Re: [PATCH v16 3/7] KVM: arm64: Introduce MTE VM feature In-Reply-To: <20210618132826.54670-4-steven.price@arm.com> References: <20210618132826.54670-1-steven.price@arm.com> <20210618132826.54670-4-steven.price@arm.com> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/27.1 (x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO) MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII X-SA-Exim-Connect-IP: 185.219.108.64 X-SA-Exim-Rcpt-To: steven.price@arm.com, catalin.marinas@arm.com, will@kernel.org, james.morse@arm.com, julien.thierry.kdev@gmail.com, suzuki.poulose@arm.com, kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Dave.Martin@arm.com, mark.rutland@arm.com, tglx@linutronix.de, qemu-devel@nongnu.org, quintela@redhat.com, dgilbert@redhat.com, richard.henderson@linaro.org, peter.maydell@linaro.org, drjones@redhat.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 18 Jun 2021 14:28:22 +0100, Steven Price wrote: > > Add a new VM feature 'KVM_ARM_CAP_MTE' which enables memory tagging > for a VM. This will expose the feature to the guest and automatically > tag memory pages touched by the VM as PG_mte_tagged (and clear the tag > storage) to ensure that the guest cannot see stale tags, and so that > the tags are correctly saved/restored across swap. > > Actually exposing the new capability to user space happens in a later > patch. > > Signed-off-by: Steven Price > --- > arch/arm64/include/asm/kvm_emulate.h | 3 ++ > arch/arm64/include/asm/kvm_host.h | 3 ++ > arch/arm64/kvm/hyp/exception.c | 3 +- > arch/arm64/kvm/mmu.c | 62 +++++++++++++++++++++++++++- > arch/arm64/kvm/sys_regs.c | 7 ++++ > include/uapi/linux/kvm.h | 1 + > 6 files changed, 77 insertions(+), 2 deletions(-) > > diff --git a/arch/arm64/include/asm/kvm_emulate.h b/arch/arm64/include/asm/kvm_emulate.h > index f612c090f2e4..6bf776c2399c 100644 > --- a/arch/arm64/include/asm/kvm_emulate.h > +++ b/arch/arm64/include/asm/kvm_emulate.h > @@ -84,6 +84,9 @@ static inline void vcpu_reset_hcr(struct kvm_vcpu *vcpu) > if (cpus_have_const_cap(ARM64_MISMATCHED_CACHE_TYPE) || > vcpu_el1_is_32bit(vcpu)) > vcpu->arch.hcr_el2 |= HCR_TID2; > + > + if (kvm_has_mte(vcpu->kvm)) > + vcpu->arch.hcr_el2 |= HCR_ATA; > } > > static inline unsigned long *vcpu_hcr(struct kvm_vcpu *vcpu) > diff --git a/arch/arm64/include/asm/kvm_host.h b/arch/arm64/include/asm/kvm_host.h > index 7cd7d5c8c4bc..afaa5333f0e4 100644 > --- a/arch/arm64/include/asm/kvm_host.h > +++ b/arch/arm64/include/asm/kvm_host.h > @@ -132,6 +132,8 @@ struct kvm_arch { > > u8 pfr0_csv2; > u8 pfr0_csv3; > + /* Memory Tagging Extension enabled for the guest */ > + bool mte_enabled; > }; > > struct kvm_vcpu_fault_info { > @@ -769,6 +771,7 @@ bool kvm_arm_vcpu_is_finalized(struct kvm_vcpu *vcpu); > #define kvm_arm_vcpu_sve_finalized(vcpu) \ > ((vcpu)->arch.flags & KVM_ARM64_VCPU_SVE_FINALIZED) > > +#define kvm_has_mte(kvm) (system_supports_mte() && (kvm)->arch.mte_enabled) > #define kvm_vcpu_has_pmu(vcpu) \ > (test_bit(KVM_ARM_VCPU_PMU_V3, (vcpu)->arch.features)) > > diff --git a/arch/arm64/kvm/hyp/exception.c b/arch/arm64/kvm/hyp/exception.c > index 73629094f903..56426565600c 100644 > --- a/arch/arm64/kvm/hyp/exception.c > +++ b/arch/arm64/kvm/hyp/exception.c > @@ -112,7 +112,8 @@ static void enter_exception64(struct kvm_vcpu *vcpu, unsigned long target_mode, > new |= (old & PSR_C_BIT); > new |= (old & PSR_V_BIT); > > - // TODO: TCO (if/when ARMv8.5-MemTag is exposed to guests) > + if (kvm_has_mte(vcpu->kvm)) > + new |= PSR_TCO_BIT; > > new |= (old & PSR_DIT_BIT); > > diff --git a/arch/arm64/kvm/mmu.c b/arch/arm64/kvm/mmu.c > index c5d1f3c87dbd..f5305b7561ad 100644 > --- a/arch/arm64/kvm/mmu.c > +++ b/arch/arm64/kvm/mmu.c > @@ -822,6 +822,45 @@ transparent_hugepage_adjust(struct kvm_memory_slot *memslot, > return PAGE_SIZE; > } > > +/* > + * The page will be mapped in stage 2 as Normal Cacheable, so the VM will be > + * able to see the page's tags and therefore they must be initialised first. If > + * PG_mte_tagged is set, tags have already been initialised. > + * > + * The race in the test/set of the PG_mte_tagged flag is handled by: > + * - preventing VM_SHARED mappings in a memslot with MTE preventing two VMs > + * racing to santise the same page > + * - mmap_lock protects between a VM faulting a page in and the VMM performing > + * an mprotect() to add VM_MTE > + */ > +static int sanitise_mte_tags(struct kvm *kvm, kvm_pfn_t pfn, > + unsigned long size) > +{ > + unsigned long i, nr_pages = size >> PAGE_SHIFT; > + struct page *page; > + > + if (!kvm_has_mte(kvm)) > + return 0; > + > + /* > + * pfn_to_online_page() is used to reject ZONE_DEVICE pages > + * that may not support tags. > + */ > + page = pfn_to_online_page(pfn); > + > + if (!page) > + return -EFAULT; > + > + for (i = 0; i < nr_pages; i++, page++) { > + if (!test_bit(PG_mte_tagged, &page->flags)) { > + mte_clear_page_tags(page_address(page)); > + set_bit(PG_mte_tagged, &page->flags); > + } > + } > + > + return 0; > +} > + > static int user_mem_abort(struct kvm_vcpu *vcpu, phys_addr_t fault_ipa, > struct kvm_memory_slot *memslot, unsigned long hva, > unsigned long fault_status) > @@ -971,8 +1010,16 @@ static int user_mem_abort(struct kvm_vcpu *vcpu, phys_addr_t fault_ipa, > if (writable) > prot |= KVM_PGTABLE_PROT_W; > > - if (fault_status != FSC_PERM && !device) > + if (fault_status != FSC_PERM && !device) { > + /* Check the VMM hasn't introduced a new VM_SHARED VMA */ > + if (kvm_has_mte(kvm) && vma->vm_flags & VM_SHARED) > + return -EINVAL; nit: I'd rather we return -EFAULT here. That's consistent with other cases where we can't satisfy the mapping. Thanks, M. -- Without deviation from the norm, progress is not possible.