Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp4512753pxj; Tue, 22 Jun 2021 01:49:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwH7Iup79XNElMXdTdV0COEW1e+m8fPLQYRl5f0yNl9j6XUg0+P30OS95LebrsANMm2tu8f X-Received: by 2002:a17:907:a92:: with SMTP id by18mr2840603ejc.224.1624351792466; Tue, 22 Jun 2021 01:49:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624351792; cv=none; d=google.com; s=arc-20160816; b=z4U0RcHJLK5R0DjgftPTlo0A+dM6VNWHyPCs3kGARixfYTLIFjlWhy3Ot/8Tw7pj7V DjFMhrkf3QtWzONo+ZgMZFxeL7nv7y1NPkH1uDzXcR9Yn/iU2Qgc9mGicj+g/QTA6zZB NUvDGKd4bLKwzfTbGZ1JGoAnZQKFz6fWkup2uRZsNvg8SFWebMgOJbch6wJelRkcHlx5 n7jDsDY4Dzt55bG5mcKePkYUyT6VaHfMd0qLG4TvpVeoWlh4O8gGFplk9jnRS71LGqcX mJUD6+Ak+uoSqlayjNtopjfhE3HtsMyy7dDwmWdQCnfP8vQ4iSsKH9OSbkSm5/+jGzFF T2Eg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:user-agent:references:in-reply-to :subject:cc:to:from:message-id:date; bh=64LgKiZKRkdOZbpPvkmw31dB0R+leAywZP6WssWmJiI=; b=PG9/Tewape5f+wJM4/4JdaxZRCDb3lBB/71GKTqgZGe7i2eINFkQO/7S+noxOZkB5K XoEONPJSdKvlCUtlTKTulYY7BxBl9+QiwYa6KVioFqbb1JtJqp+PoZcZN9v0O++il4Yq +nCX7nUOsiE3DnqEH8rJeJC31GWt3Be+6z4z6DbrGBOONzcrbBgYWWv6a/VKAb88ja/v dTJzBep2uKQmp2J22Y9qOiCU+IK1PHZrcSWLcVFHDxHQQ2RAXNVKKTZ7LMx7dPnjdMqj UAZWFSQrxejYungd8F//w+JCXoJ+CBNeww9Y1Ay0YaSGMPtZ75HMtvQIUF/8RblIRjTH 2cJw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g13si2021679edb.248.2021.06.22.01.49.29; Tue, 22 Jun 2021 01:49:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229820AbhFVIuv (ORCPT + 99 others); Tue, 22 Jun 2021 04:50:51 -0400 Received: from mail.kernel.org ([198.145.29.99]:49300 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229746AbhFVIuv (ORCPT ); Tue, 22 Jun 2021 04:50:51 -0400 Received: from disco-boy.misterjones.org (disco-boy.misterjones.org [51.254.78.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id BE9026108E; Tue, 22 Jun 2021 08:48:35 +0000 (UTC) Received: from sofa.misterjones.org ([185.219.108.64] helo=why.misterjones.org) by disco-boy.misterjones.org with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1lvc5B-0093Qj-TK; Tue, 22 Jun 2021 09:48:34 +0100 Date: Tue, 22 Jun 2021 09:48:33 +0100 Message-ID: <877dimcmji.wl-maz@kernel.org> From: Marc Zyngier To: Fuad Tabba Cc: Steven Price , Catalin Marinas , Will Deacon , "Dr. David Alan Gilbert" , qemu-devel@nongnu.org, Dave Martin , Juan Quintela , Richard Henderson , linux-kernel@vger.kernel.org, Thomas Gleixner , kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v17 4/6] KVM: arm64: Expose KVM_ARM_CAP_MTE In-Reply-To: References: <20210621111716.37157-1-steven.price@arm.com> <20210621111716.37157-5-steven.price@arm.com> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/27.1 (x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO) MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII X-SA-Exim-Connect-IP: 185.219.108.64 X-SA-Exim-Rcpt-To: tabba@google.com, steven.price@arm.com, catalin.marinas@arm.com, will@kernel.org, dgilbert@redhat.com, qemu-devel@nongnu.org, Dave.Martin@arm.com, quintela@redhat.com, richard.henderson@linaro.org, linux-kernel@vger.kernel.org, tglx@linutronix.de, kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 22 Jun 2021 09:07:51 +0100, Fuad Tabba wrote: > > Hi, > > On Mon, Jun 21, 2021 at 12:18 PM Steven Price wrote: > > > > It's now safe for the VMM to enable MTE in a guest, so expose the > > capability to user space. > > > > Reviewed-by: Catalin Marinas > > Signed-off-by: Steven Price > > --- > > arch/arm64/kvm/arm.c | 9 +++++++++ > > arch/arm64/kvm/reset.c | 4 ++++ > > arch/arm64/kvm/sys_regs.c | 3 +++ > > 3 files changed, 16 insertions(+) > > > > diff --git a/arch/arm64/kvm/arm.c b/arch/arm64/kvm/arm.c > > index e720148232a0..28ce26a68f09 100644 > > --- a/arch/arm64/kvm/arm.c > > +++ b/arch/arm64/kvm/arm.c > > @@ -93,6 +93,12 @@ int kvm_vm_ioctl_enable_cap(struct kvm *kvm, > > r = 0; > > kvm->arch.return_nisv_io_abort_to_user = true; > > break; > > + case KVM_CAP_ARM_MTE: > > + if (!system_supports_mte() || kvm->created_vcpus) > > + return -EINVAL; > > + r = 0; > > + kvm->arch.mte_enabled = true; > > + break; > > default: > > r = -EINVAL; > > break; > > @@ -237,6 +243,9 @@ int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext) > > */ > > r = 1; > > break; > > + case KVM_CAP_ARM_MTE: > > + r = system_supports_mte(); > > + break; > > case KVM_CAP_STEAL_TIME: > > r = kvm_arm_pvtime_supported(); > > break; > > diff --git a/arch/arm64/kvm/reset.c b/arch/arm64/kvm/reset.c > > index d37ebee085cf..9e6922b9503a 100644 > > --- a/arch/arm64/kvm/reset.c > > +++ b/arch/arm64/kvm/reset.c > > @@ -244,6 +244,10 @@ int kvm_reset_vcpu(struct kvm_vcpu *vcpu) > > switch (vcpu->arch.target) { > > default: > > if (test_bit(KVM_ARM_VCPU_EL1_32BIT, vcpu->arch.features)) { > > + if (vcpu->kvm->arch.mte_enabled) { > > + ret = -EINVAL; > > + goto out; > > + } > > pstate = VCPU_RESET_PSTATE_SVC; > > } else { > > pstate = VCPU_RESET_PSTATE_EL1; > > nit: I was wondering whether this check would be better suited in > kvm_vcpu_set_target, rather than here (kvm_reset_vcpu). kvm_reset_vcpu > is called by kvm_vcpu_set_target, but kvm_vcpu_set_target is where > checking for supported features happens. It might be better to group > all such checks together. I don't think that there is any risk of this > feature being toggled by the other call path to kvm_reset_vcpu (via > check_vcpu_requests). We already group the 32bit related compatibility checks in vcpu_allowed_register_width(), and this is where I think this should move to. I've provisionally added the change below. M. diff --git a/arch/arm64/kvm/reset.c b/arch/arm64/kvm/reset.c index 9e6922b9503a..cba7872d69a8 100644 --- a/arch/arm64/kvm/reset.c +++ b/arch/arm64/kvm/reset.c @@ -176,6 +176,10 @@ static bool vcpu_allowed_register_width(struct kvm_vcpu *vcpu) if (!cpus_have_const_cap(ARM64_HAS_32BIT_EL1) && is32bit) return false; + /* MTE is incompatible with AArch32 */ + if (kvm_has_mte(vcpu->kvm) && is32bit) + return false; + /* Check that the vcpus are either all 32bit or all 64bit */ kvm_for_each_vcpu(i, tmp, vcpu->kvm) { if (vcpu_has_feature(tmp, KVM_ARM_VCPU_EL1_32BIT) != is32bit) @@ -244,10 +248,6 @@ int kvm_reset_vcpu(struct kvm_vcpu *vcpu) switch (vcpu->arch.target) { default: if (test_bit(KVM_ARM_VCPU_EL1_32BIT, vcpu->arch.features)) { - if (vcpu->kvm->arch.mte_enabled) { - ret = -EINVAL; - goto out; - } pstate = VCPU_RESET_PSTATE_SVC; } else { pstate = VCPU_RESET_PSTATE_EL1; -- Without deviation from the norm, progress is not possible.