Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp4675142pxj; Tue, 22 Jun 2021 05:45:05 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyxV8jrX1Eo3Oy2PCbt5wMuIdrbqGu/TFSwszRIdaTfAycz9/v/BRdLXUjIca7p6suouTOH X-Received: by 2002:a02:ba0a:: with SMTP id z10mr3814933jan.10.1624365905710; Tue, 22 Jun 2021 05:45:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624365905; cv=none; d=google.com; s=arc-20160816; b=c8q+Rut5RfgBVbRq1jAh+Zk7pSQLKMuhgdvBBHf8XgkZlwsryD328tImmS1fsD3xU5 FmjWNBdlvq9XdSSbSzHt26hJlChX9yjuUytla/zwQmg2DoA0JmizNTOTjLRhH8Qk9wHX XRCgcoospkjyQ8fD7z7QYkhBW8Qjyt6x9fPy+Qh/MMMkhXC95NJJkQ2NbUxNaXLoFdN6 cUm+XKjzG+jYx7pznCFcQF08pvSNyyiTv+9LjCFHMf2uOmBp2t2G0SkrVQwdfAZ9tC4N ix17oAAA8vR0o0jTEVVQVuYWUK8flmCznqntjn+buRqBBPrzaacx1nQXzbm4YawONpBW Fpxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=v/vDGGSZB2XU5tZbDRpduncoo6nVo7V1GY5irgrmhOI=; b=mGknUIOftapWAjOrnW0httBhb/odyNAWoMHZBvhZc+H2XWz9alg8+ME8L4eFn95DMW pJRZLu4VwNKFawfVi7G7m91awvmYMjCZkJxFr/z0ZMElBw4JbAKpfOHwyV7yg2S8ttgP eGc+tJ4H9RNdGOTVEVEg38wtfHGofYpkDLeXfzcHcuGf701nemhTmCwSik6FmdF+uMer 5WGyT2Y+tsxI6UlGYJxWkjOLhtbQ68rR4DQWqA81ORbdv6cmHvAI7JPKivxlqG3ZRP/8 VThLTpSKuYDBzSIVxf8cYvqksAx2cd//jl+kaJKaocx0wewu9bZWWhae2Wf4ap6MdQnk Q9wQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d5si15121637ilc.20.2021.06.22.05.44.53; Tue, 22 Jun 2021 05:45:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231912AbhFVMph (ORCPT + 99 others); Tue, 22 Jun 2021 08:45:37 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:47368 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231766AbhFVMp2 (ORCPT ); Tue, 22 Jun 2021 08:45:28 -0400 Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 22 Jun 2021 05:43:12 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 22 Jun 2021 05:43:11 -0700 X-QCInternal: smtphost Received: from rajeevny-linux.qualcomm.com ([10.204.66.121]) by ironmsg01-blr.qualcomm.com with ESMTP; 22 Jun 2021 18:12:41 +0530 Received: by rajeevny-linux.qualcomm.com (Postfix, from userid 2363605) id 5194420FA1; Tue, 22 Jun 2021 18:12:40 +0530 (IST) From: Rajeev Nandan To: dri-devel@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org Cc: Rajeev Nandan , linux-kernel@vger.kernel.org, sean@poorly.run, robdclark@gmail.com, robh+dt@kernel.org, robh@kernel.org, abhinavk@codeaurora.org, kalyan_t@codeaurora.org, mkrishn@codeaurora.org, jonathan@marek.ca, dmitry.baryshkov@linaro.org Subject: [v2 3/3] drm/msm/dsi: Add DSI support for SC7280 Date: Tue, 22 Jun 2021 18:12:28 +0530 Message-Id: <1624365748-24224-4-git-send-email-rajeevny@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1624365748-24224-1-git-send-email-rajeevny@codeaurora.org> References: <1624365748-24224-1-git-send-email-rajeevny@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for v2.5.0 DSI block in the SC7280 SoC. Signed-off-by: Rajeev Nandan Reviewed-by: Dmitry Baryshkov --- (no changes since v1) drivers/gpu/drm/msm/dsi/dsi_cfg.c | 20 ++++++++++++++++++++ drivers/gpu/drm/msm/dsi/dsi_cfg.h | 1 + 2 files changed, 21 insertions(+) diff --git a/drivers/gpu/drm/msm/dsi/dsi_cfg.c b/drivers/gpu/drm/msm/dsi/dsi_cfg.c index f3f1c03..d76a680 100644 --- a/drivers/gpu/drm/msm/dsi/dsi_cfg.c +++ b/drivers/gpu/drm/msm/dsi/dsi_cfg.c @@ -200,6 +200,24 @@ static const struct msm_dsi_config sc7180_dsi_cfg = { .num_dsi = 1, }; +static const char * const dsi_sc7280_bus_clk_names[] = { + "iface", "bus", +}; + +static const struct msm_dsi_config sc7280_dsi_cfg = { + .io_offset = DSI_6G_REG_SHIFT, + .reg_cfg = { + .num = 1, + .regs = { + {"vdda", 8350, 0 }, /* 1.2 V */ + }, + }, + .bus_clk_names = dsi_sc7280_bus_clk_names, + .num_bus_clks = ARRAY_SIZE(dsi_sc7280_bus_clk_names), + .io_start = { 0xae94000 }, + .num_dsi = 1, +}; + static const struct msm_dsi_host_cfg_ops msm_dsi_v2_host_ops = { .link_clk_set_rate = dsi_link_clk_set_rate_v2, .link_clk_enable = dsi_link_clk_enable_v2, @@ -267,6 +285,8 @@ static const struct msm_dsi_cfg_handler dsi_cfg_handlers[] = { &sdm845_dsi_cfg, &msm_dsi_6g_v2_host_ops}, {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V2_4_1, &sc7180_dsi_cfg, &msm_dsi_6g_v2_host_ops}, + {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V2_5_0, + &sc7280_dsi_cfg, &msm_dsi_6g_v2_host_ops}, }; const struct msm_dsi_cfg_handler *msm_dsi_cfg_get(u32 major, u32 minor) diff --git a/drivers/gpu/drm/msm/dsi/dsi_cfg.h b/drivers/gpu/drm/msm/dsi/dsi_cfg.h index ade9b60..b2c4d5e 100644 --- a/drivers/gpu/drm/msm/dsi/dsi_cfg.h +++ b/drivers/gpu/drm/msm/dsi/dsi_cfg.h @@ -24,6 +24,7 @@ #define MSM_DSI_6G_VER_MINOR_V2_3_0 0x20030000 #define MSM_DSI_6G_VER_MINOR_V2_4_0 0x20040000 #define MSM_DSI_6G_VER_MINOR_V2_4_1 0x20040001 +#define MSM_DSI_6G_VER_MINOR_V2_5_0 0x20050000 #define MSM_DSI_V2_VER_MINOR_8064 0x0 -- 2.7.4