Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp5779096pxj; Wed, 23 Jun 2021 08:46:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx6PXrATGVPIPP1mlL8vwAWPacrSXWx/22TwZE3XIuzT4Kz+Pp2yFKbfuCvaZzTM3doWQoy X-Received: by 2002:a05:6e02:2183:: with SMTP id j3mr58618ila.244.1624463210757; Wed, 23 Jun 2021 08:46:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624463210; cv=none; d=google.com; s=arc-20160816; b=a8CwyjM4/phZAgvp0ulW98K5IhnXFSwgxE3CRWV1GeQeOGtEaNT9IKBsy2ukCFNi4D x5+ffZK6XtTewytTeP3vwlC92iFaW/vk3bXF58BGDN9KmZu7iZ836359FQSBSZQSsePk ttB1c6B0fiRiqQPyi2t7SzxgTP2trU2IDY8BocvTWbHboSYlIdPkgJRACz73HJDsV7W6 7gBVcqMVVfetVuhjklG9Q5IqKODSeyElTCupqYXgxFQbKtmiJQmjvNmY+32ORgXubtNx yXYMoTG8GErdaSXUp7LiFUxAk/UBWHrBL8UWgF6Ndsi+xx8w+sNZAEFvr/sy1sUs6+3U wC+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=pWTQT9hqz+DhdHnOIzqiipB68pLsb96pnxhgmji3vzI=; b=gzkZT5dDLz9QiKYAVcnmQbzQP/iKv5XH5bwAJkMOz0oO8Cfr/8nIj9Mj3TCT/oo2Sp tnfpS2bF1bzTJWkYggxN8Ah51qyPoANXE27nupmCYLXdL73YvOg6PKacEqTvB60omdHK yNM62E2Fb5AEgeAGgZAPtRqMFagfDNacdQLP0HnLmzSdCxKnN9Q3xGVBWaIKiiSOxtwc DDCzLvIa5MRDp0P0Eic7jSU/EzQXMwJW5Rk9HpV0J4fB6VKc1ljQmSbYXs0A1mj4wnyH nyZrAhFpHruwYamUEj/MDWPj40yiIDyDIuZ08h4nU3A2gxCPfJwdl50lbQeeaLlBt/pF NUZg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=X9VJDJSM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p16si387422iov.2.2021.06.23.08.46.37; Wed, 23 Jun 2021 08:46:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=X9VJDJSM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231133AbhFWPqv (ORCPT + 99 others); Wed, 23 Jun 2021 11:46:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48504 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231185AbhFWPqv (ORCPT ); Wed, 23 Jun 2021 11:46:51 -0400 Received: from mail-ej1-x633.google.com (mail-ej1-x633.google.com [IPv6:2a00:1450:4864:20::633]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DD775C061574 for ; Wed, 23 Jun 2021 08:44:31 -0700 (PDT) Received: by mail-ej1-x633.google.com with SMTP id d16so1260521ejm.7 for ; Wed, 23 Jun 2021 08:44:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=pWTQT9hqz+DhdHnOIzqiipB68pLsb96pnxhgmji3vzI=; b=X9VJDJSMEjzSv5poRhninV0Ko6KwWKOuAF5hxrAzwbxUtKkcPOumHqjO3c1VmRbsDM qICfLsc8OPQEzKrrAzOxlQtrnL1nG5MCwKYxpCozXGTwyuWw8Ap1bD00/G2en4x8mRKi Eps/Bl6EXlrpDJ+lEJWC49zq7b/WBPVrzLUgM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=pWTQT9hqz+DhdHnOIzqiipB68pLsb96pnxhgmji3vzI=; b=qojYQLGq8Y1eF8/gFYcJkRrYIURw5ZWd2JYtdueyaP1t84mU79TiZcBn6LLZ/2t60V MkJ3FYb7cHo3TDk1p9DIXIqRMlZA9tsisKB4jEItIsaaVbKDitVzn3V53Ni0w8jYcel1 elWJwuYQ9C1coo6er3nS+rSDrxSrbetgh6qg/9u3QaIr+vS/WSn93TwAMY5yZgd4f7zd sTMuWRoh4oSCtUc+qzGqVu5BpkIdhr97VzdzbDfdPP5R3whioE8FbYTJSpG6R9ub75HY Hw9paqV2vc2RTJEW3PKgpiZ0EZE2mlrTx7ZwAk6tYwk0pmF8GJ0NbyYbmVdhvqB3ObCU NP3A== X-Gm-Message-State: AOAM530NWKOfF31ypPDebPQfG1mNW7l+pIi3Al/Rma2j7Xz2d2CELywe 0H+lksSEGIFzZ3jCY04a3S+Z8GkIKXYZn1kHGeWLVg== X-Received: by 2002:a17:906:b887:: with SMTP id hb7mr709041ejb.252.1624463070457; Wed, 23 Jun 2021 08:44:30 -0700 (PDT) MIME-Version: 1.0 References: <20210621072424.111733-1-jagan@amarulasolutions.com> <20210621072424.111733-2-jagan@amarulasolutions.com> In-Reply-To: From: Jagan Teki Date: Wed, 23 Jun 2021 21:14:19 +0530 Message-ID: Subject: Re: [RFC PATCH 1/9] dt-bindings: display: bridge: Add Samsung SEC MIPI DSIM bindings To: Laurent Pinchart Cc: Peng Fan , Shawn Guo , Sascha Hauer , Tomasz Figa , Fancy Fang , devicetree , linux-arm-kernel , dri-devel , linux-phy@lists.infradead.org, linux-kernel , NXP Linux Team , linux-amarula , Anthony Brandon , Francis Laniel , Matteo Lisi , Milco Pratesi , Andrzej Hajda , Neil Armstrong , Robert Foss , Rob Herring Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Laurent, On Mon, Jun 21, 2021 at 11:26 PM Laurent Pinchart wrote: > > Hi Jagan, > > Thank you for the patch. > > On Mon, Jun 21, 2021 at 12:54:16PM +0530, Jagan Teki wrote: > > Samsung SEC MIPI DSIM Bridge controller is MIPI DSI bridge > > available in NXP's i.MX8M Mini and Nano Processors. > > > > Add dt-bingings for it. > > > > Cc: Andrzej Hajda > > Cc: Neil Armstrong > > Cc: Robert Foss > > Cc: Laurent Pinchart > > Cc: Rob Herring > > Signed-off-by: Jagan Teki > > --- > > .../display/bridge/samsung,sec-dsim.yaml | 184 ++++++++++++++++++ > > 1 file changed, 184 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/display/bridge/samsung,sec-dsim.yaml > > > > diff --git a/Documentation/devicetree/bindings/display/bridge/samsung,sec-dsim.yaml b/Documentation/devicetree/bindings/display/bridge/samsung,sec-dsim.yaml > > new file mode 100644 > > index 000000000000..32f67f313dfd > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/display/bridge/samsung,sec-dsim.yaml > > @@ -0,0 +1,184 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/display/bridge/samsung,sec-dsim.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Samsung SEC MIPI DSIM Bridge controller on i.MX8M Mini and Nano SoCs > > + > > +maintainers: > > + - Jagan Teki > > + > > +description: | > > + NWL MIPI-DSI host controller found on i.MX8 platforms. This is a dsi bridge for > > + the SOCs NWL MIPI-DSI host controller. > > + > > +allOf: > > + - $ref: ../dsi-controller.yaml# > > + > > +properties: > > + compatible: > > + enum: > > + - fsl,imx8mm-sec-dsim > > + > > + reg: > > + maxItems: 1 > > + > > + interrupts: > > + maxItems: 1 > > + > > + '#address-cells': > > + const: 1 > > + > > + '#size-cells': > > + const: 0 > > + > > + assigned-clock-parents: true > > + assigned-clock-rates: true > > + assigned-clocks: true > > + > > + clocks: > > + items: > > + - description: DSI bus clock > > + - description: PHY_REF clock > > + > > + clock-names: > > + items: > > + - const: bus > > + - const: phy_ref > > + > > + phys: > > + maxItems: 1 > > + description: phandle to the phy module representing the DPHY > > + > > + phy-names: > > + items: > > + - const: dphy > > + > > + power-domains: > > + maxItems: 1 > > + description: phandle to the associated power domain > > + > > + samsung,burst-clock-frequency: > > + $ref: /schemas/types.yaml#/definitions/uint32 > > + description: > > + DSIM high speed burst mode frequency. > > + > > + samsung,esc-clock-frequency: > > + $ref: /schemas/types.yaml#/definitions/uint32 > > + description: > > + DSIM escape mode frequency. > > + > > + samsung,pll-clock-frequency: > > + $ref: /schemas/types.yaml#/definitions/uint32 > > + description: > > + DSIM oscillator clock frequency. > > Why do you need those three properties ? They look like configuration > information to me, not system description. If they are needed, their > description needs to explain how to set them. Looking at the three > descriptions above I have no idea what to select for those frequencies. DSIM PLLOutput PMS values are computed based on these clock values as per exynos dsi code is concern. Look like there is other way to compute PMS in SEC DSIM(at least on i.MX8MM) unlike exynos. Let me come back with new changes, thanks! Jagan.