Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp290996pxv; Thu, 24 Jun 2021 08:02:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyTSOZERThMQleBToKgPtdZGqtuTZiFCCf9Wx5KODuncnxDR5FhGwzl5uuMPYCXyJvgfNB/ X-Received: by 2002:a02:70c3:: with SMTP id f186mr4936484jac.92.1624546965737; Thu, 24 Jun 2021 08:02:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624546965; cv=none; d=google.com; s=arc-20160816; b=yPZcXvEX7de62OSol3DjTdwqlMfp0LOxW5GjXzAtGJboWOp9VhRAAxHZj+uNWOMPhg gRMzh9Zs+bpMq9tSsk69AMYWJcvKoS2hj5ZuWHzFCo+egw3n5yqsBpMK0h0HHztR3WQX sbWhS3BziJ22tA6jxW4Tf9eapNbtXSM4kdUt7/aTYe/bNz9OmuirdiWqO5xkTUcI4awp BePwGst6FGIEMiqKDokpH0KVujF7H4cT6DogER0e7ONBV7JkP+0QQat+mpK0HkT+ewMI qOk9p3+wzW+bs2Q5wjG3kvWIDLvxHfko2L5grM76+tKt+gaZBevLoJ/I/SWdSe5JUENc y7XA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=pxpiC6BVI9g4NL2xx5Bt4qIO5YjlhGqvffc+sdE9s40=; b=lhtjdp0iO9FRQ6cymuSmr2Fan5+mtkn2IBKShtVr3wKVj2d67KwM5WvR12r1hnPqlY xTKgAs0iviiIyvn73a7bGl95iJoqR9n/TlvpHktUr5S65E/CwD1vP7h/0T6JRfwbyUsD ikHWzRjhdx6+c26Q09Df9gcjscovbg6kFIUr97eEPqD9q7xknr4KHxWGBSK3coSWehqH 5NRLguULLQcpnwmJwHCF/aTVkcHyesFU8109oYYu/vo2xGsj2XiSzkPcksi2jV2UsGu0 WkDrU3UsYHvrA09lHurv/bwC+dKAMOlphGx7uPccXPZMgCfTreuqVBPgFHaUEpcY5Baf DZUw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="d/BKExzl"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l4si3142595ilo.32.2021.06.24.08.02.32; Thu, 24 Jun 2021 08:02:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="d/BKExzl"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232354AbhFXPDW (ORCPT + 99 others); Thu, 24 Jun 2021 11:03:22 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:43334 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230267AbhFXPDV (ORCPT ); Thu, 24 Jun 2021 11:03:21 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 15OF0I1n070523; Thu, 24 Jun 2021 10:00:18 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1624546818; bh=pxpiC6BVI9g4NL2xx5Bt4qIO5YjlhGqvffc+sdE9s40=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=d/BKExzlYgQhjb7mEOLnCHqbh7Jwg0po/7SK2j+9iw8KJTH8zl0YJc2UJRPUhr1pf Xl6h4MelEyxRtlXlI1RmXdNzFEwBoTcsuLTWUdGm16WygZFFLDQjmJBR0WLKAgAR+b KHX17RYAFD3KkF17LFfxfgdPXWdyNAa0Jv13sOYs= Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 15OF0IEw033674 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 24 Jun 2021 10:00:18 -0500 Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Thu, 24 Jun 2021 10:00:17 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Thu, 24 Jun 2021 10:00:17 -0500 Received: from [10.250.232.28] (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 15OF0AKN061030; Thu, 24 Jun 2021 10:00:11 -0500 Subject: Re: [PATCH v6 0/7] Add SR-IOV support in PCIe Endpoint Core To: Bjorn Helgaas CC: Lorenzo Pieralisi , Bjorn Helgaas , Rob Herring , Tom Joseph , Jingoo Han , Gustavo Pimentel , Marek Vasut , Yoshihiro Shimoda , Shawn Lin , Heiko Stuebner , Jonathan Corbet , Arnd Bergmann , Greg Kroah-Hartman , , , , , , , , Lokesh Vutla References: <20210616211630.GA3007203@bjorn-Precision-5520> From: Kishon Vijay Abraham I Message-ID: <0fd19e28-e0a6-fd79-672a-b588fb2763ba@ti.com> Date: Thu, 24 Jun 2021 20:30:09 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20210616211630.GA3007203@bjorn-Precision-5520> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Lorenzo, On 17/06/21 2:46 am, Bjorn Helgaas wrote: > On Wed, Jun 16, 2021 at 07:35:33PM +0530, Kishon Vijay Abraham I wrote: >> Hi Lorenzo, Bjorn, >> >> On 17/05/21 1:17 pm, Kishon Vijay Abraham I wrote: >>> Patch series >>> *) Adds support to add virtual functions to enable endpoint controller >>> which supports SR-IOV capability >>> *) Add support in Cadence endpoint driver to configure virtual functions >>> *) Enable pci_endpoint_test driver to create pci_device for virtual >>> functions >>> >>> v1 of the patch series can be found at [1] >>> v2 of the patch series can be found at [2] >>> v3 of the patch series can be found at [3] >>> v4 of the patch series can be found at [4] >>> v5 of the patch series can be found at [5] >>> >>> Here both physical functions and virtual functions use the same >>> pci_endpoint_test driver and existing pcitest utility can be used >>> to test virtual functions as well. >>> >>> Changes from v5: >>> *) Rebased to 5.13-rc1 >>> >>> Changes from v4: >>> *) Added a fix in Cadence driver which was overwriting BAR configuration >>> of physical function. >>> *) Didn't include Tom's Acked-by since Cadence driver is modified in >>> this revision. >>> >>> Changes from v3: >>> *) Fixed Rob's comment and added his Reviewed-by as suggested by him. >>> >>> Changes from v2: >>> *) Fixed DT binding documentation comment by Rob >>> *) Fixed the error check in pci-epc-core.c >>> >>> Changes from v1: >>> *) Re-based and Re-worked to latest kernel 5.10.0-rc2+ (now has generic >>> binding for EP) >>> >>> [1] -> http://lore.kernel.org/r/20191231113534.30405-1-kishon@ti.com >>> [2] -> http://lore.kernel.org/r/20201112175358.2653-1-kishon@ti.com >>> [3] -> https://lore.kernel.org/r/20210305050410.9201-1-kishon@ti.com >>> [4] -> http://lore.kernel.org/r/20210310160943.7606-1-kishon@ti.com >>> [5] -> https://lore.kernel.org/r/20210419083401.31628-1-kishon@ti.com >> >> Can this series be merged for 5.14? It already includes Ack from Rob for >> dt-binding changes and Ack from Tom for Cadence driver changes. > > Sorry, I think this was assigned to me in patchwork, but Lorenzo > usually takes care of the endpoint stuff. He's away this week, but no > doubt will look at it when he returns. Can you consider merging this series for 5.14? Thank You, Kishon