Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp658543pxv; Thu, 24 Jun 2021 17:05:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyHBp1hzAp1zj5zLuT+qp9a55H0/Ma7oDgPDuQQzscI7pd4yxhMoEzye/MwVBSTEIcURMBt X-Received: by 2002:a05:6e02:20c3:: with SMTP id 3mr5318240ilq.131.1624579538407; Thu, 24 Jun 2021 17:05:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624579538; cv=none; d=google.com; s=arc-20160816; b=Whl7t4VCLtVmpPcVhTNnH+CCz+TGDnEDADLQPmICTYv8QWceBOFrbovnUnaiRvjE41 99EsLZ4r+uf30poRdHrNSD96rNsJRGe/tlX1SNpnf1jP/6GlD0CFtihJpzF+6AtUNrtI ie4uUwAfA7H8PsUi3/sPiL3RQZBRZeAHC2AQufCfCsXD8YrmUDopzz9XqrZX3VU3dksP 6toGqvnbkoARVtzd6p+RfvNCgC2TTW9NBX54c9695Ta/lYcgGgWaWC5Myn1BUIKYZ9gg nIwc0DGaUoaoihGUwOTgikHzrv6CLvFki/ZpuTALs0+nObTHTNRtkmQS2A+2sxuu71mq WHzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=bF01hBVUbua6rxe/NO/VbUhjq8aqFR4Q3DHqf+MoijU=; b=m+6unt9Q5QomVjbxYZMf4SIV1C6sVGIPSySufTrzdeezDEc4VSOtHtuuTF9thtO1by UjVf5gg0uIDHi9Et7IxjLNJW9l7gDHKV0XEpHU7LvFq0svh/fhzfh7WZTtvH4J1UIV9F g2kIJefeyXg0XzexDhycZ6nfqoXBViDC3De3hk/ZQ6eSjwuvYah7ZZZoN1txYPw2gsFu zknQsGyG+V0BJIQCtrpFqjCjakoZk04wyqUGi9FMsao2SOM+oW38e0L1XKoor4ymZ9kv ddX1mAFVUvikFxjH6ei6x9vXeTOVeKunCNMco4pWBOZPGGZ4oAJSbCXkOnrOYPXTM8Kb ak5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=xBdo4W1x; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g5si4295691ilk.102.2021.06.24.17.05.14; Thu, 24 Jun 2021 17:05:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=xBdo4W1x; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232873AbhFYAFJ (ORCPT + 99 others); Thu, 24 Jun 2021 20:05:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33074 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229521AbhFYAFI (ORCPT ); Thu, 24 Jun 2021 20:05:08 -0400 Received: from mail-ot1-x32d.google.com (mail-ot1-x32d.google.com [IPv6:2607:f8b0:4864:20::32d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5856FC061756 for ; Thu, 24 Jun 2021 17:02:48 -0700 (PDT) Received: by mail-ot1-x32d.google.com with SMTP id w23-20020a9d5a970000b02903d0ef989477so7514474oth.9 for ; Thu, 24 Jun 2021 17:02:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=bF01hBVUbua6rxe/NO/VbUhjq8aqFR4Q3DHqf+MoijU=; b=xBdo4W1x6y65z8YFSmxubuT+E3psR48/xCimbLK7uDOLU3KHBBLzWH5xaavRSecJZd R/j9KGTjC8GNNcgvuzVPiSCfotO776mQPgJgtjapj184dy0pDrugPgn1izFcJbzlZppZ dA14h0IusDnBpW3C6sJD9ZdXy3QBC+Nme8GVfB+Ov/LOAUAXMRMMQGyUaewouK5JgQJP Wpy8isLvNL0GaAdBm2KbgHM6qtO5Glp8T+k+WuEmiRi7NNYG4B3BfIwN77GzSI/NXAsl dPTzFA+P0T6mxIW/ZsRkgtMAfz9qw0XDRTww/w9af1sXbJO27WEQBc/mnEytrO76kD28 s6EQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=bF01hBVUbua6rxe/NO/VbUhjq8aqFR4Q3DHqf+MoijU=; b=eNUz1qGatPGQSQox3fO0Z01o0oQr0ViQOMQrLW7Vi8+ApzJVscc27n4iBUQ45N4zoi FgjczeRhsH0sQlkBOKDickillEH/MP6Id6EyyM1lY4WLEys9TdrqDQKz3ydIuRcYlOda YdoG/I3IszRv+H6stEABsXCJ5I6cE4ugXvn8VpDlZI6wlc35RoFVdViMOAiCEs0Lw4Gc MmxmrqJVkYKtaS/sAT67k/ALarJNqqXSkXwi+0/rM8xn5hDqezo9dl4C4fv2govNl8Wd yj0cqkdimeeGhjj2NYX4LdXnSeSB37tOPPreBDl5knVUNrx06/u5k4bn1pZ/Zubu3Uva yHIg== X-Gm-Message-State: AOAM530439UyV2FHSIxgF7KaIEPLLMhoxENHZ8D3lif2K7Ab1DeYrC8x aRqjkFMd3H9aGuk+pn/QRvbpE6FfCRuWaA== X-Received: by 2002:a05:6830:88:: with SMTP id a8mr7197095oto.14.1624579367592; Thu, 24 Jun 2021 17:02:47 -0700 (PDT) Received: from yoga (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id f12sm1011320ooh.38.2021.06.24.17.02.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Jun 2021 17:02:47 -0700 (PDT) Date: Thu, 24 Jun 2021 19:02:44 -0500 From: Bjorn Andersson To: AngeloGioacchino Del Regno Cc: Jassi Brar , Rob Herring , Martin Botka , ~postmarketos/upstreaming@lists.sr.ht, Konrad Dybcio , Marijn Suijten , jamipkettunen@somainline.org, Andy Gross , linux-arm-msm , Linux Kernel Mailing List Subject: Re: [PATCH V3 3/3] mailbox: qcom-apcs: Add SM6125 compatible Message-ID: References: <9aae3092-2e2b-9261-f4e7-864b873eb2d4@somainline.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu 24 Jun 17:59 CDT 2021, AngeloGioacchino Del Regno wrote: > Il 24/06/21 23:07, Bjorn Andersson ha scritto: > > On Tue 22 Jun 09:36 CDT 2021, AngeloGioacchino Del Regno wrote: [..] > > > Hello Jassi, Bjorn > > > > > > I've read the entire thread and I can't say that Jassi is entirely wrong > > > but I also agree with Bjorn on this matter. > > > > > > This driver is here to "simply" manage the register offset in the APCS > > > IP, which is a pretty straightforward operation. > > > If you check in this driver, you will see that there's not much > > > duplication between the various qcom_apcs_ipc_data that we have for > > > all the different SoCs. > > > > > > Checking further, we can effectively reduce the amount of compatibles > > > in this driver by simply removing some "duplicated" instances and in > > > particular: > > > ipq6018, ipq8074, msm8916, msm8994, msm8998, sdm660 > > > > > > and eventually replacing them with either of: > > > - 8bits_apcs_data qcom,apcs-apps-global-8bit > > > qcom,apcs-kpss-global-8bit > > > > I don't like those compatibles, simply because the binding is supposed > > to describe the hardware block, not the fact that Linux _currently_ only > > pokes this one register. > > > > Since you've immediately misunderstood my naming, yeah, that wouldn't be > the best thing to use as a compatible. > Sorry, that was certainly not my intention. > > We could probably "qcom,apss-global" as a catch-all for at least sc7180, > > sc7280, sdm845, sm8150, sm8250 and sm8350. > > > > Doesn't look like a bad idea, but if we want to *enforce* writing also > the platform-specific compatible, I can see patch series going back > and forth and getting refused because this will not be really understood > by everyone, I think. > In this case, if writing the platform compatible is something mandatory, > the only way to really make sure to avoid losing time with reviews like > "[...] here you have to write also the platform compatible", is to just > keep the thing as it is. > My understanding from the DT maintainers is that the dts would be checked by the schema, but I suspect that you're right in that we might have some back and forth on the DT binding, but I don't think that's a big deal. > > But look at 8996 and 8998, both named "something-hmss-something", with > > different register layout. And a quick glance seems to indicate that > > sdm660 isn't a hmss after all :/ > > > > Starting from the fact that I don't clearly remember what-when-why of > my research done more than one year ago, I do remember that conclusion > was that, in this regard, SDM630/660 were "mostly the same" as MSM8998. > In any case, this is something that, at this point, is better get > verified, maybe. > Yeah, I presume that someone with the documentation would need to go through each one of these and see what kind of grouping there might be. And I also presume that there might be cases where the CPU clocks has moved into the secure world, so that even though the hardware block is the same the presence of a in-kernel clock driver in the implementation might differ. But just to clarify, I find it annoying having to sprinkle compatibles all over the place every time I try to get a new board up. So I am not against us trying to figure this out. Regards, Bjorn