Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp942018pxv; Fri, 25 Jun 2021 01:43:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwuk7SXnUen/hcTjIGMxXrJFs16zMhgW+AyHsD99GpCzN2geMW80K1COni+IC2M0IH1+fiS X-Received: by 2002:a05:6638:35a8:: with SMTP id v40mr8796517jal.108.1624610608823; Fri, 25 Jun 2021 01:43:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624610608; cv=none; d=google.com; s=arc-20160816; b=u1iG+Y6IwLbkrIIEuMgCQJuZFh1Su/qI6kuXk112WeTMu4Pq+mDBQn+Dida+uLEQ+w Rj0wM+ucLAvJ992l81NOCKfxmxonAQoHoUQUAOlxKXXdAXfkk0xgqD1KZijNtyiGGcoH 7tTJvE+kpLzPrlUhSYpk6YlfWRiTmybZJq6ZehuqRWNViriljcrFLXnDKD+Oj8FyFW9o mb8nvsOvsjWa0IqGsVTQWPembF+Jf5186NXw51/OMiE9bkOtE23q69PkVq+p4Pb9AF1g UDSadyFDrVUqCz9P6dGDuCAoz+qG7CZ5zxZ+jWcmq2cSifX2WDx3B8R5FvTxi8HNL/Cy IIFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=JXuGS+eKTKVCyfUzzF7h+NfeygUx5JK8Uwive8M30rI=; b=d1YWOoOUW0C/Ou5YbRpLm5MeG4fceQ4MEQFHhn+QaML20752BQi3fQN0tMzcqCWQZj YVUEOURGAi0MjNFO009LY0MuzJKoumG0hF4lhzwPvIP2SjxxKey5dCghKTPg2EEamb41 2Rz6Jd4Vha+54bbf+VV7UYiugStGvAlHXdJ1FfCHZ0TWaa2GmQKHHdKMnZZfE5RPPith WZ5K3aFFUjaNcONRvTIS0t+Dr7pTQNGbasEGHagMG644w2AT5I3/VDlY/5f/I7YgasFD tAssxnrfCpKzKHjopfaW2OXSUu24CbTJY5dQlxXDlLNh8xSj1IY+owRCTA4hRLYHaBAT 0XVQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m6si5413507iol.83.2021.06.25.01.43.17; Fri, 25 Jun 2021 01:43:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230433AbhFYIny (ORCPT + 99 others); Fri, 25 Jun 2021 04:43:54 -0400 Received: from lucky1.263xmail.com ([211.157.147.132]:34624 "EHLO lucky1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231143AbhFYInu (ORCPT ); Fri, 25 Jun 2021 04:43:50 -0400 Received: from localhost (unknown [192.168.167.16]) by lucky1.263xmail.com (Postfix) with ESMTP id A8BDCFB012; Fri, 25 Jun 2021 16:41:28 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-SKE-CHECKED: 1 X-ANTISPAM-LEVEL: 2 Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P12363T139709942576896S1624610487434219_; Fri, 25 Jun 2021 16:41:29 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: X-RL-SENDER: jon.lin@rock-chips.com X-SENDER: jon.lin@rock-chips.com X-LOGIN-NAME: jon.lin@rock-chips.com X-FST-TO: linux-spi@vger.kernel.org X-RCPT-COUNT: 20 X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-System-Flag: 0 From: Jon Lin To: linux-spi@vger.kernel.org Cc: jon.lin@rock-chips.com, broonie@kernel.org, robh+dt@kernel.org, heiko@sntech.de, jbx6244@gmail.com, hjc@rock-chips.com, yifeng.zhao@rock-chips.com, sugar.zhang@rock-chips.com, linux-rockchip@lists.infradead.org, linux-mtd@lists.infradead.org, p.yadav@ti.com, macroalpha82@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, mturquette@baylibre.com, sboyd@kernel.org, linux-clk@vger.kernel.org, Chris Morgan Subject: [RFC PATCH v9 10/10] arm64: dts: rockchip: Enable SFC for Odroid Go Advance Date: Fri, 25 Jun 2021 16:41:25 +0800 Message-Id: <20210625084125.13685-1-jon.lin@rock-chips.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210625084036.13464-1-jon.lin@rock-chips.com> References: <20210625084036.13464-1-jon.lin@rock-chips.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Chris Morgan This enables the Rockchip Serial Flash Controller for the Odroid Go Advance. Note that while the attached SPI NOR flash and the controller both support quad read mode, only 2 of the required 4 pins are present. The rx and tx bus width is set to 2 for this reason. Signed-off-by: Chris Morgan Signed-off-by: Jon Lin --- Changes in v9: None Changes in v8: None Changes in v7: None Changes in v6: None Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: None Changes in v1: None .../boot/dts/rockchip/rk3326-odroid-go2.dts | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts index 49c97f76df77..f78e11dd8447 100644 --- a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts +++ b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts @@ -484,6 +484,22 @@ status = "okay"; }; +&sfc { + pinctrl-0 = <&sfc_clk &sfc_cs0 &sfc_bus2>; + pinctrl-names = "default"; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <108000000>; + spi-rx-bus-width = <2>; + spi-tx-bus-width = <2>; + }; +}; + &tsadc { status = "okay"; }; -- 2.17.1