Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp3230840pxv; Sun, 27 Jun 2021 23:14:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyuY39uUJEbXLnZMWFKDrdUb5knls/PBEcDuHrEq7GwvsbuEO6DrlusHFEHodxAr+nwV3Sw X-Received: by 2002:a5d:8488:: with SMTP id t8mr4275086iom.104.1624860899132; Sun, 27 Jun 2021 23:14:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624860899; cv=none; d=google.com; s=arc-20160816; b=FNlCJNSDdK3MdatnEgyhtNYIAfkySf97bL9JNePvWj2McBh/k9NJl8TQOAE+2Ta5BF EbEDEUqNOJgGg7LpTOZ0SesSHnwQV1Dk8X822HqmrVyc60ObyzZeKEnjfg0vGF2xxBvI 6+Fd11/SjxJfGPZ45nGgRiHmBO420T29H2Fk8dHxGN1EE1Z3inftX744AL5KJF2SBPKT cgrlzksE6OFQr4q8sS1GCXXR0iKZxk3TepOD0h6i//Keu1L0z7hqxsE95uO0qYByCVhV dtiOBZ6PS5RIz0ydXToRyUSLC/HqFwG5Uw25UJM5DDy0Ecq/6eWQucpiABJftIDRg+Jp EvFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=drkX7G7pUpnB5XgmtRxzRIeaSo1PjVtYzgmQnK6IFqM=; b=Zz4T3HeHBl/xxOY7cPVvmXoFDYu7wr/ez670DmYZx9x45lnZSghinwBvcaexDVqfOP V6J+Rm/z66MEjX5419CiMPJOJQoJs5NDOoqG963kBrMIrJ62QXLBtM1qb06l0u6pQWT0 PEy64nbE0FmfFPVIfw481LINGw4cIQMurUhISVMOBg1SGHgJ5bNgi7FGe56u6FDwodDL Ge8tnH683qpFu4bJ+5IPu5t9Je7X+h6V9rv34aBuzNMKdOi+fEBh2xsuySmVrVR+86/D kI0qwn3bZJZgltIaqm9JDXOuf8Hc2x9ctYQXY2hz7TL1YDUBUoDmqchazAZPlz81zcaL bLmw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w19si13101288jaq.11.2021.06.27.23.14.46; Sun, 27 Jun 2021 23:14:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231822AbhF1GQk (ORCPT + 99 others); Mon, 28 Jun 2021 02:16:40 -0400 Received: from mga07.intel.com ([134.134.136.100]:60982 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229778AbhF1GQj (ORCPT ); Mon, 28 Jun 2021 02:16:39 -0400 X-IronPort-AV: E=McAfee;i="6200,9189,10028"; a="271751092" X-IronPort-AV: E=Sophos;i="5.83,305,1616482800"; d="scan'208";a="271751092" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Jun 2021 23:14:14 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.83,305,1616482800"; d="scan'208";a="407607313" Received: from bspteam04.iind.intel.com ([10.106.46.142]) by orsmga006.jf.intel.com with ESMTP; 27 Jun 2021 23:14:11 -0700 From: shruthi.sanil@intel.com To: daniel.lezcano@linaro.org, tglx@linutronix.de, robh+dt@kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Cc: andriy.shevchenko@linux.intel.com, kris.pan@linux.intel.com, mgross@linux.intel.com, srikanth.thokala@intel.com, lakshmi.bai.raja.subramanian@intel.com, mallikarjunappa.sangannavar@intel.com, shruthi.sanil@intel.com Subject: [PATCH v4 0/2] Add the driver for Intel Keem Bay SoC timer block Date: Mon, 28 Jun 2021 11:44:08 +0530 Message-Id: <20210628061410.8009-1-shruthi.sanil@intel.com> X-Mailer: git-send-email 2.17.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Shruthi Sanil The timer block supports 1 64-bit free running counter and 8 32-bit general purpose timers. Patch 1 holds the device tree binding documentation. Patch 2 holds the device driver. This driver is tested on the Keem Bay evaluation module board. Changes since v3: - Update in KConfig file to support COMPILE_TEST for Keem Bay timer. - Update in device tree bindings to remove status field. - Update in device tree bindings to remove 64-bit address space for the child nodes by using non-empty ranges. Changes since v2: - Add multi timer support. - Update in the device tree binding to support multi timers. - Code optimization. Changes since v1: - Add support for KEEMBAY_TIMER to get selected through Kconfig.platforms. - Add CLOCK_EVT_FEAT_DYNIRQ as part of clockevent feature. - Avoid overlapping reg regions across 2 device nodes. - Simplify 2 device nodes as 1 because both are from same IP block. - Adapt the driver code according to the new simplified devicetree. Shruthi Sanil (2): dt-bindings: timer: Add bindings for Intel Keem Bay SoC Timer clocksource: Add Intel Keem Bay timer support .../bindings/timer/intel,keembay-timer.yaml | 170 ++++++++++++ MAINTAINERS | 5 + drivers/clocksource/Kconfig | 11 + drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-keembay.c | 255 ++++++++++++++++++ 5 files changed, 442 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/intel,keembay-timer.yaml create mode 100644 drivers/clocksource/timer-keembay.c base-commit: 62fb9874f5da54fdb243003b386128037319b219 -- 2.17.1