Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp3703665pxv; Mon, 28 Jun 2021 10:41:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyzgrWFR+KrGuqWoFZtlq67zDyfwbKu4YHCA7GtYYl12CP3Cx1hFeJEW+mGtCpwNTassaQU X-Received: by 2002:a92:d9d2:: with SMTP id n18mr19042435ilq.118.1624902086712; Mon, 28 Jun 2021 10:41:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624902086; cv=none; d=google.com; s=arc-20160816; b=cYaVNzGbuT06SZ++JQSanMPFsHuaOqvjr7RpnVmchKnhrn+686sSrg6XwQ9/5XShG+ 3yhti8sngGziYkjU6ago5JvhE+nfBCAnbf7C/uMY2Mv81sYzfjLu3IqMujME4gbDi1Gx 7erutFWlJAkoVxASx+GDIJWSrZ1ZG0cYPJY6WN7UIC381yfiT5K1PDgPQoc9USMjF7P8 SNMl43iMbHnxTQs0HSIHmRdXPL2YoyAGVQIU5pe8XD6kpfqoq5Zx1g7e3SrFHitu2fk5 d6QWSjxNQJIvLEoqJVpu669+by8xJdd3btACEBZFMXZLXxRJSUPf9K91npZ1pCWLh1jX tENw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=K+pKMA1uMmsrEshTQFGBMgjgCmlxzp64Mm5WYYdyd9s=; b=c+YInkxjDG+M6LLyCne7kA6sqslUL68lHtPufz21hJYr+hZxY01Kb4yHneRvP/EVuk 6yIzYwBNxenav2iR7/3hu9XQUCkiu5RQ2f+tcXPWG0Fy+hmigOraOn5dwtkfq+IFptNX QW2WTa1oAP2yZsDBWbOV2rPqaZ1ujZ1ryYHhGUiiwnb9bDGccsGFxZw84Qda6eJn3KIw 73NU7CxHohI1GjkGYv/BBQ4srenKEH1U6YLE+6kkVyXNX58uZj54bJ/lp1EjpJyMMYWd 5Lxm2+vLas5eUffN+SbiaV/OM26ha01ORoEZ7YHs3Ks9jPLOqTyOG2hT/qL5DRWsEz8p 8ODQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=NaPJakhx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z25si15394147jao.65.2021.06.28.10.41.13; Mon, 28 Jun 2021 10:41:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=NaPJakhx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233187AbhF1O0b (ORCPT + 99 others); Mon, 28 Jun 2021 10:26:31 -0400 Received: from mail.kernel.org ([198.145.29.99]:55128 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232632AbhF1OV4 (ORCPT ); Mon, 28 Jun 2021 10:21:56 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 4100D61C8B; Mon, 28 Jun 2021 14:19:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1624889962; bh=zg7OI1Dk3F/Bn4+tLIiV774mDoUC3mGbqqILpbbh9o4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=NaPJakhx+6quyS+a7QeKIqkbmokcYUNtZ92oTF++IBmsjFzOho/ePZ3/aLAzWTzFT 1a3VinrfRv06d22bUaezcmyaZ/pB/yO4aPO3YSDKSir2nuzIYzbXH7VZUfyzZx+AbV IUy/R65bOJ2784Uv56ch2fYSiOC2xwfR/GpLSqWPRkxAYhGhplQ8LSO+nwnfALxphA 25Na9CkyzQB1BzzDFu6DTfU7Q98z1+OjR0WOA1DCTRPmQV7d/YpXHgZ41fPNV+Cwmm wjP2BsGuVGchNZMYkTakYDfPfQKcCxf7x8gnu40tD9jGzaz5fMTtNdciWdKFRRPs6Q EsBMeQcljMvhw== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Fabien Dessenne , Linus Walleij , Sasha Levin Subject: [PATCH 5.12 063/110] pinctrl: stm32: fix the reported number of GPIO lines per bank Date: Mon, 28 Jun 2021 10:17:41 -0400 Message-Id: <20210628141828.31757-64-sashal@kernel.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210628141828.31757-1-sashal@kernel.org> References: <20210628141828.31757-1-sashal@kernel.org> MIME-Version: 1.0 X-KernelTest-Patch: http://kernel.org/pub/linux/kernel/v5.x/stable-review/patch-5.12.14-rc1.gz X-KernelTest-Tree: git://git.kernel.org/pub/scm/linux/kernel/git/stable/linux-stable-rc.git X-KernelTest-Branch: linux-5.12.y X-KernelTest-Patches: git://git.kernel.org/pub/scm/linux/kernel/git/stable/stable-queue.git X-KernelTest-Version: 5.12.14-rc1 X-KernelTest-Deadline: 2021-06-30T14:18+00:00 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Fabien Dessenne [ Upstream commit 67e2996f72c71ebe4ac2fcbcf77e54479bb7aa11 ] Each GPIO bank supports a variable number of lines which is usually 16, but is less in some cases : this is specified by the last argument of the "gpio-ranges" bank node property. Report to the framework, the actual number of lines, so the libgpiod gpioinfo command lists the actually existing GPIO lines. Fixes: 1dc9d289154b ("pinctrl: stm32: add possibility to use gpio-ranges to declare bank range") Signed-off-by: Fabien Dessenne Link: https://lore.kernel.org/r/20210617144629.2557693-1-fabien.dessenne@foss.st.com Signed-off-by: Linus Walleij Signed-off-by: Sasha Levin --- drivers/pinctrl/stm32/pinctrl-stm32.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.c b/drivers/pinctrl/stm32/pinctrl-stm32.c index 7d9bdedcd71b..3af4430543dc 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32.c @@ -1229,7 +1229,7 @@ static int stm32_gpiolib_register_bank(struct stm32_pinctrl *pctl, struct device *dev = pctl->dev; struct resource res; int npins = STM32_GPIO_PINS_PER_BANK; - int bank_nr, err; + int bank_nr, err, i = 0; if (!IS_ERR(bank->rstc)) reset_control_deassert(bank->rstc); @@ -1251,9 +1251,14 @@ static int stm32_gpiolib_register_bank(struct stm32_pinctrl *pctl, of_property_read_string(np, "st,bank-name", &bank->gpio_chip.label); - if (!of_parse_phandle_with_fixed_args(np, "gpio-ranges", 3, 0, &args)) { + if (!of_parse_phandle_with_fixed_args(np, "gpio-ranges", 3, i, &args)) { bank_nr = args.args[1] / STM32_GPIO_PINS_PER_BANK; bank->gpio_chip.base = args.args[1]; + + npins = args.args[2]; + while (!of_parse_phandle_with_fixed_args(np, "gpio-ranges", 3, + ++i, &args)) + npins += args.args[2]; } else { bank_nr = pctl->nbanks; bank->gpio_chip.base = bank_nr * STM32_GPIO_PINS_PER_BANK; -- 2.30.2