Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp324736pxv; Wed, 30 Jun 2021 06:33:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwcfyySWGXXi5lSG//EeCufrXDMEgPnvqQJ1nIQ0fDQaN4dWSxDk9r5j+b9+ljQWBmVHh8/ X-Received: by 2002:a02:908a:: with SMTP id x10mr8771499jaf.30.1625059989881; Wed, 30 Jun 2021 06:33:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625059989; cv=none; d=google.com; s=arc-20160816; b=AYH2ed2BSld2M4NnqoKSxWarrtLkzJfGkhbCLKMMXz81a6CUGHW5ZNKXHHDzZfjJ01 3ftF2c+9/zDAX/T78ueb9SYzhUXUpZbdJb8eN6fPnoL1fPZ2DXijnZ//VPi8p0v8tRAZ mVCd6R8faD7MKhgyQF7RCPLF5rEJb6AWXNdWwAGQ+rUMumUJ0r1FfYVeCAK3LsmjENG/ 9KciEfxMcclsii8bhteXtIYAxcm9S1OcDrNKd59gVIL3tUTBQVMx14/7ItNoF4lRU1d9 1865uB/uKUwTA1q0ETNWbrfxPm7/4uQq/SkWIDMc4cRQ/V8DJE5rJI4WSpi4ocpynQer t9kQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=3exyYm4G9uHzjfpwtNXEP0h5KI9rcHvoMctYz/watFE=; b=ZK8WF9h1RnElvnC+iwWHwdN8sCxlD3vuhMFHN8qrWu0bQOIPWpAsWFvN1ugDirxv91 sPrrPak+UWEDah3p4V4r1+iN8P0EQrxetNFCE4svo7//M/osNCMbTQ/OyMaxkNyrEU3f F/qmYQJ44n0NykK/4wDFoE3cNgoYmWlVfrNYHI2aVH2mBue0BZyEIr2zuws+ZgDzu+hU jUy4Fei0Hin31B1+23mhH5V7zJlXpWIFQwSjHTT3ab0DZG4oRkwH8itsmMzHLt3gVeqA WSGHcYjnbbJS/C86KDFNeBYWWJtnLNs0FX5f24Om5N6rWY5k9cZx65sht1hFHR9UYiG7 L97w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=L0bxnSWj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v17si5570969ilg.119.2021.06.30.06.32.57; Wed, 30 Jun 2021 06:33:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=L0bxnSWj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234834AbhF3Nec (ORCPT + 99 others); Wed, 30 Jun 2021 09:34:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41944 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235089AbhF3Ne0 (ORCPT ); Wed, 30 Jun 2021 09:34:26 -0400 Received: from mail-lf1-x131.google.com (mail-lf1-x131.google.com [IPv6:2a00:1450:4864:20::131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 62ABCC061767 for ; Wed, 30 Jun 2021 06:31:57 -0700 (PDT) Received: by mail-lf1-x131.google.com with SMTP id w19so5130881lfk.5 for ; Wed, 30 Jun 2021 06:31:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=3exyYm4G9uHzjfpwtNXEP0h5KI9rcHvoMctYz/watFE=; b=L0bxnSWjx3k3iWHrn61sHM9Ao+xJnFBhzKxTxMs4oPEPpU6an9QRCp05t7CY4Rk22g MERWCsq7FVxJ+JT7p5zFtOONn6DWoEQqmfvFtWAK1qwLV4Z1PRlTha2ru7BxI8Id+TnO SE+npLMoLOqk2ygjbaIt/2wW3JYldgRsciyVQIib8RjGOpzC57J6B0dqi2Dvq6EpApqd p3KtRHL4yE9cuUdtKHRSMDXHAc1Z4MsP176pFCLPp7Ol0g/PPW0W5MbNdAy1tNy8IjJF KHRTmhSY2oDbJhxr5rTvqYajttVapZW3yBgDbE6SSg5phUUABg3tokRffSUBmWZ7sSbL 78Mw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=3exyYm4G9uHzjfpwtNXEP0h5KI9rcHvoMctYz/watFE=; b=MEvOuYlqJNA8PURmE7NumucWjdFQ9x/8T4XUX8enzBhK9ynHuQab603A9yvE8UxhNG aPrIdTMeQilvOpm/s+98fMa6jzBdU02HxfKOLe0Y6Gq5d01pD21rGC3jM7LtXQrdpJOU +5S8jrtZzJuvz25UfRsc4ZtA/dYlpQrMlBQou24L3dS6JiI0kVh4wP8U3TTsNuHbiFet M+woMRx32Q0uePRv4hTXjgCLh5H1DD7TfN5qn+mkgAiHxOqWmvEsGxaf4GZG74OOoE5e KATi3tDAC3cixRPll1o2EajYRyGqxQXYbFJzgVi/EPw2+Eg8faLfSaGYL50OyioPixLL QtKQ== X-Gm-Message-State: AOAM533CSSwu3g4KGZeWyiXsZGENWJr5Wl003Keh72u9Ik6QojpZigmE x7RwiULzjImGE1Z191PjJnvJww== X-Received: by 2002:a05:6512:118b:: with SMTP id g11mr2512957lfr.507.1625059915723; Wed, 30 Jun 2021 06:31:55 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id x20sm1578098lfd.128.2021.06.30.06.31.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Jun 2021 06:31:55 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Stephen Boyd , Taniya Das , Jonathan Marek , Michael Turquette Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, Bryan O'Donoghue , Mark Brown , Ulf Hansson , linux-kernel@vger.kernel.org Subject: [PATCH 4/6] arm64: dts: qcom: sm8250: remove mmcx regulator Date: Wed, 30 Jun 2021 16:31:47 +0300 Message-Id: <20210630133149.3204290-5-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210630133149.3204290-1-dmitry.baryshkov@linaro.org> References: <20210630133149.3204290-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Switch dispcc and videocc into using MMCX domain directly. Drop the now unused mmcx regulator. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8250.dtsi | 13 ++++--------- 1 file changed, 4 insertions(+), 9 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index 4c0de12aaba6..1c8478d1247d 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -271,13 +271,6 @@ memory@80000000 { reg = <0x0 0x80000000 0x0 0x0>; }; - mmcx_reg: mmcx-reg { - compatible = "regulator-fixed-domain"; - power-domains = <&rpmhpd SM8250_MMCX>; - required-opps = <&rpmhpd_opp_low_svs>; - regulator-name = "MMCX"; - }; - pmu { compatible = "arm,armv8-pmuv3"; interrupts = ; @@ -2362,7 +2355,8 @@ videocc: clock-controller@abf0000 { clocks = <&gcc GCC_VIDEO_AHB_CLK>, <&rpmhcc RPMH_CXO_CLK>, <&rpmhcc RPMH_CXO_CLK_A>; - mmcx-supply = <&mmcx_reg>; + power-domains = <&rpmhpd SM8250_MMCX>; + required-opps = <&rpmhpd_opp_low_svs>; clock-names = "iface", "bi_tcxo", "bi_tcxo_ao"; #clock-cells = <1>; #reset-cells = <1>; @@ -2627,7 +2621,8 @@ opp-358000000 { dispcc: clock-controller@af00000 { compatible = "qcom,sm8250-dispcc"; reg = <0 0x0af00000 0 0x10000>; - mmcx-supply = <&mmcx_reg>; + power-domains = <&rpmhpd SM8250_MMCX>; + required-opps = <&rpmhpd_opp_low_svs>; clocks = <&rpmhcc RPMH_CXO_CLK>, <&dsi0_phy 0>, <&dsi0_phy 1>, -- 2.30.2