Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp336561pxv; Wed, 30 Jun 2021 06:48:07 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy0X/zZ76xtnE3yuHeU3fxKSG4pRai8rDZMZtDLoJWXh1kclQAymhy61CwdzmfYSGEGL2Kx X-Received: by 2002:a05:6e02:585:: with SMTP id c5mr1325942ils.304.1625060887049; Wed, 30 Jun 2021 06:48:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625060887; cv=none; d=google.com; s=arc-20160816; b=KO1TZH0ekaG+f5AFL3sVfEpJe3mmT/vKdCDQ7g5U9OS8cKa/OI4HHkqSfUXI3Dh5/b Tnumndysr1noxEly4hk4FYYyH0rfHgewpIGJRuiMVkLNzfB3IvojSRtlcdbesb9QAsMw PNbhm9N+0jIYFDFuqGwn1xbi4t6YbsKlkf+yQdPmLI8eYtfVFu02tSXWUx/8NYRLCnLY nRF73q6GBMjFGT7pE7Hu93OiHY1VJPB3cAq9aNHswAm8sTThhNTy+mDIaxIC3V5Zfs21 5KYEK39x2SBnJMnPIBNLTOkrUSPPrNGLrJdHyYyG7tBNV0RnjG//PzkvWAFk2d+B5lCA CD7w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=0ksy+rpaD7Fx2YedqRJCZ/iITj/OvfLcCxq0fKyrwkI=; b=p7UfPmh/xUEh6Ldiuw0jZzGtIVC9nS5WTeUs3rdNTkijNAScFYAiSb5/GtLfB33oKZ pVaQlqHLHHuk2upotr+24OZMhc2TDHhel2tyRst+JnG6iIBvseT5Rm6l8R4tdvv5bv11 pVX8BIJbyOuq6APyZaS1xcCAWobkJeHUXEFMl4R0oiQ9+S4E01wJSY13plTUxtpwrodk nJReFcCg0bokUw2wmruRraQYXItwXor6P+NBtNek5xFU7IqOMDu2QdaDFC/MMxGQt9bd 0KNPVfXgluvLMZewvNm3E0hCk+ju6fgWl508/NqmDitrNdmSTscS/j5zEcBYH8bTK93G 8dcw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q44si21014456jav.16.2021.06.30.06.47.53; Wed, 30 Jun 2021 06:48:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235011AbhF3Nto (ORCPT + 99 others); Wed, 30 Jun 2021 09:49:44 -0400 Received: from lucky1.263xmail.com ([211.157.147.133]:47882 "EHLO lucky1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234914AbhF3Ntn (ORCPT ); Wed, 30 Jun 2021 09:49:43 -0400 Received: from localhost (unknown [192.168.167.16]) by lucky1.263xmail.com (Postfix) with ESMTP id CC429D5799; Wed, 30 Jun 2021 21:47:11 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-SKE-CHECKED: 1 X-ANTISPAM-LEVEL: 2 Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P12363T139710748759808S1625060824073628_; Wed, 30 Jun 2021 21:47:12 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: <71aa68d68c576799c21aa9825c0083b5> X-RL-SENDER: jon.lin@rock-chips.com X-SENDER: jon.lin@rock-chips.com X-LOGIN-NAME: jon.lin@rock-chips.com X-FST-TO: linux-spi@vger.kernel.org X-RCPT-COUNT: 20 X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-System-Flag: 0 From: Jon Lin To: linux-spi@vger.kernel.org Cc: jon.lin@rock-chips.com, broonie@kernel.org, robh+dt@kernel.org, heiko@sntech.de, jbx6244@gmail.com, hjc@rock-chips.com, yifeng.zhao@rock-chips.com, sugar.zhang@rock-chips.com, linux-rockchip@lists.infradead.org, linux-mtd@lists.infradead.org, p.yadav@ti.com, macroalpha82@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, mturquette@baylibre.com, sboyd@kernel.org, linux-clk@vger.kernel.org, Chris Morgan Subject: [PATCH v10 03/10] arm64: dts: rockchip: Add SFC to PX30 Date: Wed, 30 Jun 2021 21:46:55 +0800 Message-Id: <20210630134702.7346-4-jon.lin@rock-chips.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210630134702.7346-1-jon.lin@rock-chips.com> References: <20210630134702.7346-1-jon.lin@rock-chips.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Chris Morgan Add a devicetree entry for the Rockchip SFC for the PX30 SOC. Signed-off-by: Chris Morgan Signed-off-by: Jon Lin --- Changes in v10: None Changes in v9: None Changes in v8: None Changes in v7: None Changes in v6: None Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: None Changes in v1: None arch/arm64/boot/dts/rockchip/px30.dtsi | 38 ++++++++++++++++++++++++++ 1 file changed, 38 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi index 09baa8a167ce..d854f2577067 100644 --- a/arch/arm64/boot/dts/rockchip/px30.dtsi +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi @@ -966,6 +966,18 @@ status = "disabled"; }; + sfc: spi@ff3a0000 { + compatible = "rockchip,sfc"; + reg = <0x0 0xff3a0000 0x0 0x4000>; + interrupts = ; + clocks = <&cru SCLK_SFC>, <&cru HCLK_SFC>; + clock-names = "clk_sfc", "hclk_sfc"; + pinctrl-0 = <&sfc_clk &sfc_cs0 &sfc_bus4>; + pinctrl-names = "default"; + power-domains = <&power PX30_PD_MMC_NAND>; + status = "disabled"; + }; + nfc: nand-controller@ff3b0000 { compatible = "rockchip,px30-nfc"; reg = <0x0 0xff3b0000 0x0 0x4000>; @@ -1967,6 +1979,32 @@ }; }; + sfc { + sfc_bus4: sfc-bus4 { + rockchip,pins = + <1 RK_PA0 3 &pcfg_pull_none>, + <1 RK_PA1 3 &pcfg_pull_none>, + <1 RK_PA2 3 &pcfg_pull_none>, + <1 RK_PA3 3 &pcfg_pull_none>; + }; + + sfc_bus2: sfc-bus2 { + rockchip,pins = + <1 RK_PA0 3 &pcfg_pull_none>, + <1 RK_PA1 3 &pcfg_pull_none>; + }; + + sfc_cs0: sfc-cs0 { + rockchip,pins = + <1 RK_PA4 3 &pcfg_pull_none>; + }; + + sfc_clk: sfc-clk { + rockchip,pins = + <1 RK_PB1 3 &pcfg_pull_none>; + }; + }; + lcdc { lcdc_rgb_dclk_pin: lcdc-rgb-dclk-pin { rockchip,pins = -- 2.17.1