Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp556664pxv; Wed, 30 Jun 2021 11:48:58 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz4ODXKfxSTr0KTdY+6A+Km/OhFvhvDEzRlDLk8H0ooN95BmL6YftrtPqT+xx9ftUNdDFUw X-Received: by 2002:a5d:970f:: with SMTP id h15mr9018503iol.125.1625078937911; Wed, 30 Jun 2021 11:48:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625078937; cv=none; d=google.com; s=arc-20160816; b=zdvCai1qkahpv/4YKhfw6iBcQd0H8FmtGepqo4/pk54AzzBOv2ZmdeIl3hY4Kmg5jo zGABvk43NK3cZeFmQcKi6OdPDMmfGEpPQ91h9dNom8NarJuFkLWo2zfivWu/ZtUcVqIi bNE22YDk2e7ix7SeV2EsTnw+h0bsNbWDL+nhMJ8KQlC3zmnX+uLwLMMt5nwDYQoXwDT7 HtMLfpk10/bl5GuQIgfbFij4SlQOma1jfZmva8uTLW5SphFDhwgR2Trkx0+PcJBkF2gc bPfZD1RukoejSKUeYJx1jJE3KGm0Onx/aW3e0NRaVaG3wK0gIIEHy3KVhWuICJmze+KA y3yg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=60fGwYuMLeZ3w6f/QlUbAzK/Tjn7WY3lrVIKtdFV0vE=; b=yYfNbLMxgH2sIeoY7souzdwlwFJj2rhFlOrIKKZPb/NreWRbYEVA+uMHORcrpxlmW3 3qtZCguuirLNv5IimGc8SGM8XIsmRVOh+JQGl0bJCyhraUMtFYypdJUZdkIDzB3ZiCKx q65qocBDxXcY2KdH477cXo5h5hMrgt4mobsVfmkC/8zBDx5slSH05nj5WLRq6K+5oXX7 biPBjHw/44AYyZ6H49KGj1DiwaP+Hx8EqSXPEmo8ULi/j2mUw+b2CpkAZnaV0FoENWd3 goCuX9zS/fHQTGHDIJeflEZySHrfe+n6xwQ3nRXT8xzE2fpZYUzP7fe4yk5KCJTN9rzq dS6g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LzgLnsFE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i14si15747508ioi.87.2021.06.30.11.48.44; Wed, 30 Jun 2021 11:48:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LzgLnsFE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233583AbhF3SuN (ORCPT + 99 others); Wed, 30 Jun 2021 14:50:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56616 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232745AbhF3SuM (ORCPT ); Wed, 30 Jun 2021 14:50:12 -0400 Received: from mail-qv1-xf2a.google.com (mail-qv1-xf2a.google.com [IPv6:2607:f8b0:4864:20::f2a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A4AF2C061756 for ; Wed, 30 Jun 2021 11:47:43 -0700 (PDT) Received: by mail-qv1-xf2a.google.com with SMTP id u2so1618044qvp.13 for ; Wed, 30 Jun 2021 11:47:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=60fGwYuMLeZ3w6f/QlUbAzK/Tjn7WY3lrVIKtdFV0vE=; b=LzgLnsFE+DhrGM/j/IN7YopN6o3LeoGE9g0yyE3qnyBrqwWfJVE2uapkEGiR02s3ef vTEkjreUeYXuenawNTbMqFlrh2c8SVWGRMsMdvOL+jeQPirX5Kth+6O1oK2HjUrEqeVk v5ctK0HFUwkXlre0Tx5aARDYO7zeCBx45Q1Etx/p5Mxg44M/OvAMxWsLzE5yqUjBmIDb ub3lQ+jgLCxOq2koDxpcwx9QwisHZ+VLaPqE5XuQiLkT4VTycWyn8QKiEq2drikZhDLW 0t2n5TDC+mtKpItTs5tQefsSh8XiQ6XMu4H6qlJG05097NwX/iLm7QpdHVu3uzXfOxhP ySmA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=60fGwYuMLeZ3w6f/QlUbAzK/Tjn7WY3lrVIKtdFV0vE=; b=iHG0rP/NZ9M17FBRfc5xm8CdvVOhCZ4rb+wqP/GhxMSot7y+lt9BNLLiq/mBp1sEo6 Gj5ujMhBn89vcSaLTkLujk9YqLt89Raz++Lxks0YRbk4K5VriZU5YVbpEOdSlfTqPxti AQd3XA9ykl1RQl9Vc/f/19fsW+E2XJ3fntKjpqogunxA11OFCxi5auEvB0ojEGhjskXc 0Ca2eIK4tkFmWg+8b8sjZnZi2sdwzh98toRqUQixwMUN2O739CMDcsenqpgKSR/eNdf9 vWXDPv7HgtkBT0nV3vIsYlOy7a9FwtCUcZLSyZBPVUGVkrrc/duVoaSpZLa8r9ik/cLp 47ig== X-Gm-Message-State: AOAM5330ps4OmHs+z2uTGRosrFYBhuQzOTI8aADp4eDLccC1COHE/im5 1ycMeY9r9dsmWghfctevi76nK2dhWzNAaw== X-Received: by 2002:a0c:be85:: with SMTP id n5mr23634306qvi.59.1625078862845; Wed, 30 Jun 2021 11:47:42 -0700 (PDT) Received: from localhost (rfs.netwinder.org. [206.248.184.2]) by smtp.gmail.com with ESMTPSA id c22sm3842608qka.95.2021.06.30.11.47.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Jun 2021 11:47:42 -0700 (PDT) Date: Wed, 30 Jun 2021 14:47:41 -0400 From: Ralph Siemsen To: Masahiro Yamada Cc: linux-mtd@lists.infradead.org, Marek Vasut , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , linux-kernel@vger.kernel.org Subject: Re: [PATCH v2] mtd: rawnand: denali: add more delays before latching incoming data Message-ID: <20210630184741.GA1037365@maple.netwinder.org> References: <20200317071821.9916-1-yamada.masahiro@socionext.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii; format=flowed Content-Disposition: inline In-Reply-To: <20200317071821.9916-1-yamada.masahiro@socionext.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Mar 17, 2020 at 04:18:21PM +0900, Masahiro Yamada wrote: > >Marek Vasut reported this driver in the latest kernel does not work >on his SOCFPGA board. (The on-board NAND chip is mode 5) In a bit of an ironic twist, this change seems to cause a regression for me. I'm also using a Cyclone V SoC system, similar but not the same as the SOCFPGA eval board. The NAND device in my case is S34ML04G2. It worked fine in 4.9, 4.19 and 5.4 kernels. However after upgrading to 5.10 the NAND driver fails with "timeout while waiting for irq 0x4", just as was reported back in 2018: https://lore.kernel.org/linux-mtd/737ejrj81y.fsf@pengutronix.de/ Reverting commit 5756f2e8dad46eba6e2d3e530243b8eff4dd5a42 restores the behaviour in my case, but that would presumably break the SOCFPGA board. Any thoughts on how we could make it work for everybody? Ralph