Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp3347630pxv; Sun, 4 Jul 2021 16:13:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzpvRH9OtsD35MzRnuVcBUH2TAGy6UR9uq3g1e0/OA2/yNci95/CnlAAHeLbHuJ5jg5USO0 X-Received: by 2002:a05:6402:1b1a:: with SMTP id by26mr7905863edb.274.1625440411649; Sun, 04 Jul 2021 16:13:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625440411; cv=none; d=google.com; s=arc-20160816; b=sC0eqhhCMYT1eirO9oz5auJ6PGGixKzqPpqsYUzr4l8OHEwMGwOB2B4blb00s3rLDX 4q+9kaThIF9cWaChgmLVhibWQWaTTxrEiXoC7EEOhxf+RfhRJsxr4k6RUDWsNwuf126E g/JPFIVQwSuMP82wVrrw44pAtZqBkHmRzoFy9NfzJrIacdhn53NknKyblj0vMokpuBoz PajTiUWS16raduMNtCRrv3CvUWg79JxCqYNtEOIGRkui7JlRT/74zz+jscYn5TSNckTq xJ7RupnwqrsjC/Y/wP5WhKgmtAytQeLQDmBLNr4dEXL8BKcXYWRZAqNOh2AYTpXtIYbl 3clA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=9G4VDO0KpiuKZxNtTKHmmhuNsl0icp4gj3aUckb9PYc=; b=sL9DzTzWK3RLECB0ivA4LCwjBcLLtw5TEz/4K5dIpLmmxXG4qk9aS2P7M84KU5kkye IsxYQ3aVjLyZeoCaAZY6m4bIPB83lF2he7Fmiatb6hvFm7XFsWccYweMfpXE6PNGLVTY uzKaZQNBvFcKnakUk8SBO3tsBGKzrGhtsEdIXZeXn7d7I28UcQ1qYzUOJLow02KPZc11 CZtjFfhER4kcFDNi3AkNV4WKFTLW7dl6Rpvz2m3Xn9CO69vWD+uNL7m5ZyP8a3DTSbKd CPaoDFPqgzXI++afCz+qVX9vquxtB7EiAnvAKJZjSjXEjSlFW060HeOk4OodXgtvFqWw 4ajw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=OvOB7QoU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c11si10930366edy.282.2021.07.04.16.13.08; Sun, 04 Jul 2021 16:13:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=OvOB7QoU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232554AbhGDXL5 (ORCPT + 99 others); Sun, 4 Jul 2021 19:11:57 -0400 Received: from mail.kernel.org ([198.145.29.99]:50590 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230350AbhGDXKQ (ORCPT ); Sun, 4 Jul 2021 19:10:16 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id BA5A7613F3; Sun, 4 Jul 2021 23:07:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1625440058; bh=eTrAhuEnhf1jwS563QR50Re9w5Dovg9QzGL1lL+ozPY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=OvOB7QoUTG/nrc1DtjGD1mxjaFBF25L2wBr7MMLYwnB4QpN5nknqOMeokRtEQ2XeT tljpCEWJ0hgir3xT70BS6NuF3xgtHx8dK968FYqYuzC2X7Z6HN+sGr3TTYpz9C1G7O oJbGW3l6fD4xfa/QJGlPdJZySwzQxjXe9885OECbmbWLQjxjOxMzQQ+61w/r81MXNC mSlE/sA3NCf6AVJ7O+z4B/XSsMNPGR2+AdFgXsS2aDunwrkp3Mdbeeq+wHkTOnGyx0 fZEXNsQFDXGMvg0Pz7tt/H0eWCK95jb9fYRPXp0pJLBSlNRE4NExsLJhAmi+yb4Rf2 +PaIInuUfhcVQ== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Guenter Roeck , =?UTF-8?q?Jan=20Kundr=C3=A1t?= , =?UTF-8?q?V=C3=A1clav=20Kubern=C3=A1t?= , Sasha Levin , linux-hwmon@vger.kernel.org, linux-doc@vger.kernel.org Subject: [PATCH AUTOSEL 5.12 61/80] hwmon: (max31790) Fix pwmX_enable attributes Date: Sun, 4 Jul 2021 19:05:57 -0400 Message-Id: <20210704230616.1489200-61-sashal@kernel.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210704230616.1489200-1-sashal@kernel.org> References: <20210704230616.1489200-1-sashal@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Guenter Roeck [ Upstream commit 148c847c9e5a54b99850617bf9c143af9a344f92 ] pwmX_enable supports three possible values: 0: Fan control disabled. Duty cycle is fixed to 0% 1: Fan control enabled, pwm mode. Duty cycle is determined by values written into Target Duty Cycle registers. 2: Fan control enabled, rpm mode Duty cycle is adjusted such that fan speed matches the values in Target Count registers The current code does not do this; instead, it mixes pwm control configuration with fan speed monitoring configuration. Worse, it reports that pwm control would be disabled (pwmX_enable==0) when it is in fact enabled in pwm mode. Part of the problem may be that the chip sets the "TACH input enable" bit on its own whenever the mode bit is set to RPM mode, but that doesn't mean that "TACH input enable" accurately reflects the pwm mode. Fix it up and only handle pwm control with the pwmX_enable attributes. In the documentation, clarify that disabling pwm control (pwmX_enable=0) sets the pwm duty cycle to 0%. In the code, explain why TACH_INPUT_EN is set together with RPM_MODE. While at it, only update the configuration register if the configuration has changed, and only update the cached configuration if updating the chip configuration was successful. Cc: Jan Kundrát Cc: Václav Kubernát Signed-off-by: Guenter Roeck Tested-by: Václav Kubernát Reviewed-by: Jan Kundrát Link: https://lore.kernel.org/r/20210526154022.3223012-4-linux@roeck-us.net Signed-off-by: Sasha Levin --- Documentation/hwmon/max31790.rst | 2 +- drivers/hwmon/max31790.c | 41 ++++++++++++++++++++------------ 2 files changed, 27 insertions(+), 16 deletions(-) diff --git a/Documentation/hwmon/max31790.rst b/Documentation/hwmon/max31790.rst index 54ff0f49e28f..7b097c3b9b90 100644 --- a/Documentation/hwmon/max31790.rst +++ b/Documentation/hwmon/max31790.rst @@ -38,7 +38,7 @@ Sysfs entries fan[1-12]_input RO fan tachometer speed in RPM fan[1-12]_fault RO fan experienced fault fan[1-6]_target RW desired fan speed in RPM -pwm[1-6]_enable RW regulator mode, 0=disabled, 1=manual mode, 2=rpm mode +pwm[1-6]_enable RW regulator mode, 0=disabled (duty cycle=0%), 1=manual mode, 2=rpm mode pwm[1-6] RW read: current pwm duty cycle, write: target pwm duty cycle (0-255) ================== === ======================================================= diff --git a/drivers/hwmon/max31790.c b/drivers/hwmon/max31790.c index 8ad7a45bfe68..76aa96f5b984 100644 --- a/drivers/hwmon/max31790.c +++ b/drivers/hwmon/max31790.c @@ -27,6 +27,7 @@ /* Fan Config register bits */ #define MAX31790_FAN_CFG_RPM_MODE 0x80 +#define MAX31790_FAN_CFG_CTRL_MON 0x10 #define MAX31790_FAN_CFG_TACH_INPUT_EN 0x08 #define MAX31790_FAN_CFG_TACH_INPUT 0x01 @@ -271,12 +272,12 @@ static int max31790_read_pwm(struct device *dev, u32 attr, int channel, *val = data->pwm[channel] >> 8; return 0; case hwmon_pwm_enable: - if (fan_config & MAX31790_FAN_CFG_RPM_MODE) + if (fan_config & MAX31790_FAN_CFG_CTRL_MON) + *val = 0; + else if (fan_config & MAX31790_FAN_CFG_RPM_MODE) *val = 2; - else if (fan_config & MAX31790_FAN_CFG_TACH_INPUT_EN) - *val = 1; else - *val = 0; + *val = 1; return 0; default: return -EOPNOTSUPP; @@ -307,23 +308,33 @@ static int max31790_write_pwm(struct device *dev, u32 attr, int channel, case hwmon_pwm_enable: fan_config = data->fan_config[channel]; if (val == 0) { - fan_config &= ~(MAX31790_FAN_CFG_TACH_INPUT_EN | - MAX31790_FAN_CFG_RPM_MODE); + fan_config |= MAX31790_FAN_CFG_CTRL_MON; + /* + * Disable RPM mode; otherwise disabling fan speed + * monitoring is not possible. + */ + fan_config &= ~MAX31790_FAN_CFG_RPM_MODE; } else if (val == 1) { - fan_config = (fan_config | - MAX31790_FAN_CFG_TACH_INPUT_EN) & - ~MAX31790_FAN_CFG_RPM_MODE; + fan_config &= ~(MAX31790_FAN_CFG_CTRL_MON | MAX31790_FAN_CFG_RPM_MODE); } else if (val == 2) { - fan_config |= MAX31790_FAN_CFG_TACH_INPUT_EN | - MAX31790_FAN_CFG_RPM_MODE; + fan_config &= ~MAX31790_FAN_CFG_CTRL_MON; + /* + * The chip sets MAX31790_FAN_CFG_TACH_INPUT_EN on its + * own if MAX31790_FAN_CFG_RPM_MODE is set. + * Do it here as well to reflect the actual register + * value in the cache. + */ + fan_config |= (MAX31790_FAN_CFG_RPM_MODE | MAX31790_FAN_CFG_TACH_INPUT_EN); } else { err = -EINVAL; break; } - data->fan_config[channel] = fan_config; - err = i2c_smbus_write_byte_data(client, - MAX31790_REG_FAN_CONFIG(channel), - fan_config); + if (fan_config != data->fan_config[channel]) { + err = i2c_smbus_write_byte_data(client, MAX31790_REG_FAN_CONFIG(channel), + fan_config); + if (!err) + data->fan_config[channel] = fan_config; + } break; default: err = -EOPNOTSUPP; -- 2.30.2