Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp3599717pxv; Mon, 5 Jul 2021 00:55:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzDAPqGNkUeqMRU8KEwDCV+8DSkc6JP2BFg7sbWZNOcxNwUvbW7adKHJhh7X0QAnbddmCVF X-Received: by 2002:a6b:3e04:: with SMTP id l4mr10954369ioa.66.1625471736419; Mon, 05 Jul 2021 00:55:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625471736; cv=none; d=google.com; s=arc-20160816; b=NUnSJ+yzUr/op64253ukwbNq+iJdgQXlb/JbV5X7KlLBxcMqQ918DR6jkH32JMdRCu wMG6r1g43VU5W0kmlDNMod7FMHhDHeYMzCI6egBMe0yFjfMLAJFCXQjZR4zkxhzFKnC5 7aICEhyRTVbzae9PkvLuc61oGuAmtP1eihELeizHXOwcuBqY3iAzRCnODYffo+lfhv1s RVqUw67qgkB5bviYp7euPE2EWqVPAkv2zofWSmFIqGC+E8xhijI0fSflYMQwHJ6e0ZYh JsZMBHDPzOjQ6GwTy1NQLTzab7dx03jQTEJ1XblGwnT2vZKCLAMKvUg9ihgp3X9djWC0 duJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:robot-unsubscribe :robot-id:message-id:mime-version:references:in-reply-to:cc:subject :to:reply-to:sender:from:dkim-signature:dkim-signature:date; bh=2PgD926HiSZpq2NR27GkHYIMofaeeZNwfoQTH+5IjCY=; b=YuQbvyAYl8jJy8B9eiKebmkUNU2OUN5zF/Dmz/H/gF5tsTObcG6X9mo7t08kKxKZvq bk5GsDdsYC54kSQ9rC+JgUhbUeLaqxc4sl91QEiAdXZr/SrMLuMd7x4y56Pt8Mxq9qCf 8lTmXf97vSDm78rqn9oqQKXjOLY2hSWswwBopYLHu0jBQ0h2+o7Vm0uMCsULC1/uzMGg s99Sxbe++0+ms6NdPGezQpYUUq4FvIrLRKL94ZGI3hAlaNA9/uwvhYY/2T5F/DTgRjXo HxTl9EKdVbeIz3JBRg86C9f+ObXY/bA6DLq/32C3iHSxHu+BcsFggeGoyW0pZAg6IixL 3Qpg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=S9cYYqj0; dkim=neutral (no key) header.i=@linutronix.de; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v18si3857618jah.108.2021.07.05.00.55.02; Mon, 05 Jul 2021 00:55:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=S9cYYqj0; dkim=neutral (no key) header.i=@linutronix.de; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230150AbhGEH4e (ORCPT + 99 others); Mon, 5 Jul 2021 03:56:34 -0400 Received: from Galois.linutronix.de ([193.142.43.55]:59184 "EHLO galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230190AbhGEH4X (ORCPT ); Mon, 5 Jul 2021 03:56:23 -0400 Date: Mon, 05 Jul 2021 07:53:44 -0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1625471625; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=2PgD926HiSZpq2NR27GkHYIMofaeeZNwfoQTH+5IjCY=; b=S9cYYqj0jQWPPr6BAplT0D18bYSgnS7vf/rECNrHQUX3a0sTMRIu23Ta0PDtXJHm8+wp0l xqoIE18dvDkdoO6ag3yelSD8sEP8a0ZX8uhBb2nf3Jqty0V25yBGhOqtIxIw10EmboLACa xvgc32r/JCIs0waIWelkaoK9T0xzpkFbLdpS+hS9KLm9fHTCY5QapMZv2drtTmmws5FeQO 0BgJWvZH3V7W6KGqd2BSr9T7HcSDULELihfaE1ge6QGxvqEnT0x7TTQS/5Mjvl/wEyD7JM k1Md4ZJyWxP1tNr0ozuDpf4PtSVzBXdCOUyiVWZiMpReQD1gesDjgkJuYKXsBQ== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1625471625; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=2PgD926HiSZpq2NR27GkHYIMofaeeZNwfoQTH+5IjCY=; b=xaJnNBqcLoGmsHIo2Nztc4D8yM72tdmidbMKrhE4g+PRi0SsAjlwaUaJn5aGKD3DtVCRyD N2m7VbMNqMS9HvDw== From: "tip-bot2 for Kan Liang" Sender: tip-bot2@linutronix.de Reply-to: linux-kernel@vger.kernel.org To: linux-tip-commits@vger.kernel.org Subject: [tip: perf/core] perf/x86/intel/uncore: Add Sapphire Rapids server M2PCIe support Cc: Kan Liang , "Peter Zijlstra (Intel)" , Andi Kleen , x86@kernel.org, linux-kernel@vger.kernel.org In-Reply-To: <1625087320-194204-6-git-send-email-kan.liang@linux.intel.com> References: <1625087320-194204-6-git-send-email-kan.liang@linux.intel.com> MIME-Version: 1.0 Message-ID: <162547162468.395.427435366159508589.tip-bot2@tip-bot2> Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following commit has been merged into the perf/core branch of tip: Commit-ID: f85ef898f8842b2a9a8f51a64eaf45ee2a8bb1f7 Gitweb: https://git.kernel.org/tip/f85ef898f8842b2a9a8f51a64eaf45ee2a8bb1f7 Author: Kan Liang AuthorDate: Wed, 30 Jun 2021 14:08:29 -07:00 Committer: Peter Zijlstra CommitterDate: Fri, 02 Jul 2021 15:58:38 +02:00 perf/x86/intel/uncore: Add Sapphire Rapids server M2PCIe support M2PCIe* blocks manage the interface between the mesh and each IIO stack. The layout of the control registers for a M2PCIe uncore unit is similar to a IRP uncore unit. Signed-off-by: Kan Liang Signed-off-by: Peter Zijlstra (Intel) Reviewed-by: Andi Kleen Link: https://lore.kernel.org/r/1625087320-194204-6-git-send-email-kan.liang@linux.intel.com --- arch/x86/events/intel/uncore_snbep.c | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) diff --git a/arch/x86/events/intel/uncore_snbep.c b/arch/x86/events/intel/uncore_snbep.c index de5a6d1..890a982 100644 --- a/arch/x86/events/intel/uncore_snbep.c +++ b/arch/x86/events/intel/uncore_snbep.c @@ -5628,13 +5628,18 @@ static struct intel_uncore_type spr_uncore_irp = { }; +static struct intel_uncore_type spr_uncore_m2pcie = { + SPR_UNCORE_COMMON_FORMAT(), + .name = "m2pcie", +}; + #define UNCORE_SPR_NUM_UNCORE_TYPES 12 static struct intel_uncore_type *spr_uncores[UNCORE_SPR_NUM_UNCORE_TYPES] = { &spr_uncore_chabox, &spr_uncore_iio, &spr_uncore_irp, - NULL, + &spr_uncore_m2pcie, NULL, NULL, NULL,