Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp5372406pxv; Wed, 7 Jul 2021 02:06:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwFPaXj1GPRL0PckaYGYnmoyQnXeUOH3dbNp7En33dvMGYajL8TJuKUjMpSK5+UBl5EyIEj X-Received: by 2002:a17:907:2da4:: with SMTP id gt36mr22554134ejc.195.1625648794482; Wed, 07 Jul 2021 02:06:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625648794; cv=none; d=google.com; s=arc-20160816; b=Q1I8lj54Z9Pr0OKjHzBZk57u/UhPdVsteKX+sGVX2z5I7RT48Q7gakSSbXlktoYq4k AknSaoeDIiey1dwl5wOOmwqCQKIJCXNMKNgQj0XGjkR8TIazO2jVQUs2tnNwfDdCozn+ Y1AdcintT6T21JoyKvV1fV1EC7fK/aIteiCaumwmzFwzG3v1nTe4pzcaPJrooAlT9KkM G+YqXIVdRNT9vNzacTzx8VUfVgmQqvRMqI36lsTx12fAkXgE0LbdXJiITcwTI4EltvjU IsJOeQLR0+GtBMkmslMUt64jX6F1wk3Vptj3Y3812d+JdvIPYTgnDPvaYanaN4hLnpF8 zT2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=PWyy/vNqfY5lSNFDLb4sX0BC9vMrFplwNKUajFgInWg=; b=wn4b7p64uXOOz8AymjcI0S8/6szezRZtJzHXCHz5VJM1zZvCy788bwAJuz6+TjYyri BNDktFmZVv7+1OpO06yhXvlj5h16ip34AGsRSaTEeKVNyNxtu+l7agzdwEI493LnZbd8 Q97LwrWlnAVb7YNqnXZWReXAoLK7g3c6Sndr7ZWfTij6LqfqvnvtfRCbH7j+I5QVXnQY i4h/eym7WM8Afcn2/oKtdB9xbEmcowc8v/vYbwuipfsFVsVjGqRddiv2YT3GsQEKBCI9 6ibkTpYyVD1z5g4F/jnbfsdsqJ8rQBN7dV273UsWh2sKn3W388jZp2jm0KvLaBLnXeT4 sS2A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hq18si17600189ejc.5.2021.07.07.02.06.08; Wed, 07 Jul 2021 02:06:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231256AbhGGJFi (ORCPT + 99 others); Wed, 7 Jul 2021 05:05:38 -0400 Received: from lucky1.263xmail.com ([211.157.147.135]:54134 "EHLO lucky1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231146AbhGGJFh (ORCPT ); Wed, 7 Jul 2021 05:05:37 -0400 Received: from localhost (unknown [192.168.167.13]) by lucky1.263xmail.com (Postfix) with ESMTP id 115E9B1CD2; Wed, 7 Jul 2021 17:02:55 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-SKE-CHECKED: 1 X-ANTISPAM-LEVEL: 2 Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P30158T139874111837952S1625648562578421_; Wed, 07 Jul 2021 17:02:49 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: X-RL-SENDER: jon.lin@rock-chips.com X-SENDER: jon.lin@rock-chips.com X-LOGIN-NAME: jon.lin@rock-chips.com X-FST-TO: linux-spi@vger.kernel.org X-RCPT-COUNT: 20 X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-System-Flag: 0 From: Jon Lin To: linux-spi@vger.kernel.org Cc: jon.lin@rock-chips.com, broonie@kernel.org, robh+dt@kernel.org, heiko@sntech.de, jbx6244@gmail.com, hjc@rock-chips.com, yifeng.zhao@rock-chips.com, sugar.zhang@rock-chips.com, linux-rockchip@lists.infradead.org, linux-mtd@lists.infradead.org, p.yadav@ti.com, macroalpha82@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, mturquette@baylibre.com, sboyd@kernel.org, linux-clk@vger.kernel.org, Chris Morgan Subject: [PATCH v11 10/10] arm64: dts: rockchip: Enable SFC for Odroid Go Advance Date: Wed, 7 Jul 2021 17:02:40 +0800 Message-Id: <20210707090240.1140-1-jon.lin@rock-chips.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210707090158.711-1-jon.lin@rock-chips.com> References: <20210707090158.711-1-jon.lin@rock-chips.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Chris Morgan This enables the Rockchip Serial Flash Controller for the Odroid Go Advance. Note that while the attached SPI NOR flash and the controller both support quad read mode, only 2 of the required 4 pins are present. The rx bus width is set to 2 for this reason, and tx bus width is set to 1 for compatibility reasons. Signed-off-by: Chris Morgan Signed-off-by: Jon Lin --- Changes in v11: - The tx is set to 1 for Odroid Go Advance device Changes in v10: None Changes in v9: None Changes in v8: None Changes in v7: None Changes in v6: None Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: None Changes in v1: None .../boot/dts/rockchip/rk3326-odroid-go2.dts | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts index 49c97f76df77..f78e11dd8447 100644 --- a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts +++ b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts @@ -484,6 +484,22 @@ status = "okay"; }; +&sfc { + pinctrl-0 = <&sfc_clk &sfc_cs0 &sfc_bus2>; + pinctrl-names = "default"; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <108000000>; + spi-rx-bus-width = <2>; + spi-tx-bus-width = <2>; + }; +}; + &tsadc { status = "okay"; }; -- 2.17.1