Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp5377016pxv; Wed, 7 Jul 2021 02:13:42 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwQ7XkO7EXrhta/L77320ZYBu73zbnZxnH5Fv9Boo82BQ4Hkve5jSkhbKFmH04brNXZL2IF X-Received: by 2002:a17:906:a3da:: with SMTP id ca26mr13092052ejb.46.1625649222169; Wed, 07 Jul 2021 02:13:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625649222; cv=none; d=google.com; s=arc-20160816; b=dbNh/milOGffTPDLg9g3Hzr63F2DMnOI4bEWymuATD2IGxtWBdzjeLWTs0e2H2ZVtc C0Cr5ZF6cdIi/kHONSKwN+jK6cp5sVWBOvC+8FD8SxChl5/UF8c0JX56qZOZY8h0OW0O LQe/aI1hNQE8lgnfZP66r8CKXkh+PtossGzMGAhWg2SSJj8IhaPiUT4d5QZDWSBBzAGr Q0/9VkMXg6xQZoOucMhzk4Dii6usCvMIGK+ZooYu5RQbCOCeVhY5oD+hps5H2lII3B+H FKEbHp72vpErIWiytABUsogS0KmQG8wju6wJsi4phrcPQ5/Iv/2z22NvFF9uJp7DYpIf TBOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=RrQJOLz5SvVmDo+QdRvpYe8Twx2vhO8vCUCbR6ZxM2M=; b=Fs6itO1Q4FsKFZ03+LPOATzhEBMT2jdFSOBOL0BjdEOH9+InTWb9Fxa6Xq4wegTCXO umbCjVLG630LnNBfCgSPeassxlqQv61BYWDpg5FKjXIExzyBSuMqH+szEWMZMg6jU1aj IS/apiLCC4LYApnv9+l/KO5AP8PlyuNZkmQWu/BoAsw0/DGpYzosl/J2jGf9cn7m00Ed tN+1LJzC0RH/IOBjYUc/l+Cqx4VN0/wl8Hz++NR/NsWH5YcBJ/BvH77+AA6Ss7/Bh9QH oCKMZSkqhHY2G213EJYKcA2ixm+ko60SiLy687uI9N75CCQjsUuVXuTKPYoq2ZHmiSkW TvRg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id oz13si16488556ejc.440.2021.07.07.02.13.18; Wed, 07 Jul 2021 02:13:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231451AbhGGJMQ (ORCPT + 99 others); Wed, 7 Jul 2021 05:12:16 -0400 Received: from lucky1.263xmail.com ([211.157.147.135]:36302 "EHLO lucky1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230446AbhGGJML (ORCPT ); Wed, 7 Jul 2021 05:12:11 -0400 Received: from localhost (unknown [192.168.167.16]) by lucky1.263xmail.com (Postfix) with ESMTP id 8AFBAB1DB0; Wed, 7 Jul 2021 17:09:28 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-SKE-CHECKED: 1 X-ANTISPAM-LEVEL: 2 Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P12363T139709974046464S1625648967329971_; Wed, 07 Jul 2021 17:09:29 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: <39067548a260c42982c069989a1473a7> X-RL-SENDER: jon.lin@rock-chips.com X-SENDER: jon.lin@rock-chips.com X-LOGIN-NAME: jon.lin@rock-chips.com X-FST-TO: linux-spi@vger.kernel.org X-RCPT-COUNT: 20 X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-System-Flag: 0 From: Jon Lin To: linux-spi@vger.kernel.org Cc: jon.lin@rock-chips.com, broonie@kernel.org, robh+dt@kernel.org, heiko@sntech.de, jbx6244@gmail.com, hjc@rock-chips.com, yifeng.zhao@rock-chips.com, sugar.zhang@rock-chips.com, linux-rockchip@lists.infradead.org, linux-mtd@lists.infradead.org, p.yadav@ti.com, macroalpha82@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, mturquette@baylibre.com, sboyd@kernel.org, linux-clk@vger.kernel.org, Chris Morgan Subject: [RFC PATCH v11 10/10] arm64: dts: rockchip: Enable SFC for Odroid Go Advance Date: Wed, 7 Jul 2021 17:09:25 +0800 Message-Id: <20210707090925.6203-1-jon.lin@rock-chips.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210707090843.5959-1-jon.lin@rock-chips.com> References: <20210707090843.5959-1-jon.lin@rock-chips.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Chris Morgan This enables the Rockchip Serial Flash Controller for the Odroid Go Advance. Note that while the attached SPI NOR flash and the controller both support quad read mode, only 2 of the required 4 pins are present. The rx bus width is set to 2 for this reason, and tx bus width is set to 1 for compatibility reasons. Signed-off-by: Chris Morgan Signed-off-by: Jon Lin --- Changes in v11: - The tx is set to 1 for Odroid Go Advance device Changes in v10: None Changes in v9: None Changes in v8: None Changes in v7: None Changes in v6: None Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: None Changes in v1: None .../boot/dts/rockchip/rk3326-odroid-go2.dts | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts index 49c97f76df77..4410a6ef5ada 100644 --- a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts +++ b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts @@ -484,6 +484,22 @@ status = "okay"; }; +&sfc { + pinctrl-0 = <&sfc_clk &sfc_cs0 &sfc_bus2>; + pinctrl-names = "default"; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <108000000>; + spi-rx-bus-width = <2>; + spi-tx-bus-width = <1>; + }; +}; + &tsadc { status = "okay"; }; -- 2.17.1