Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Kostya Porotchkin <kostap@marvell.com>
To:     Gregory CLEMENT <gregory.clement@bootlin.com>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>
CC:     "vladimir.vid@sartura.hr" <vladimir.vid@sartura.hr>,
        "tmn505@gmail.com" <tmn505@gmail.com>,
        "luka.kovacic@sartura.hr" <luka.kovacic@sartura.hr>,
        "sebastian.hesselbarth@gmail.com" <sebastian.hesselbarth@gmail.com>,
        "andrew@lunn.ch" <andrew@lunn.ch>,
        "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "vkoul@kernel.org" <vkoul@kernel.org>,
        "kishon@ti.com" <kishon@ti.com>,
        "miquel.raynal@bootlin.com" <miquel.raynal@bootlin.com>,
        "mw@semihalf.com" <mw@semihalf.com>,
        "jaz@semihalf.com" <jaz@semihalf.com>,
        Nadav Haklai <nadavh@marvell.com>,
        Stefan Chulski <stefanc@marvell.com>,
        Ben Peled <bpeled@marvell.com>
Subject: RE: [EXT] Re: [PATCH v4 0/5] DTS updates for Marvell Armada CN913x
 platforms
Thread-Topic: [EXT] Re: [PATCH v4 0/5] DTS updates for Marvell Armada CN913x
 platforms
Thread-Index: AQHW/uoRcnrIpzeThkC88De4plJFyKsZIDwAgCB9KbA=
Date:   Thu, 8 Jul 2021 07:50:09 +0000
Message-ID: <CO6PR18MB4417276AD6E894F061F16D8FCA199@CO6PR18MB4417.namprd18.prod.outlook.com>
References: <20210209134610.19904-1-kostap@marvell.com>
 <87h7hw1ovj.fsf@BL-laptop>
In-Reply-To: <87h7hw1ovj.fsf@BL-laptop>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?md15YWi9VN8ClJmKqXp2OnQIIceuLTXCe0UB2XL1yTApLCk2mN8Q+OPcGTsO?=
 =?us-ascii?Q?vsJ0al4sMuXk/NCDwrtj16W58vYF3m7FzXNITFCoaunx/lL6T317IWGpTBqC?=
 =?us-ascii?Q?coUqCIVADzzcwX1bX7+FpjrCriFGrLQJjYIHk/+uEpCx3ee24VV6Wajeus1R?=
 =?us-ascii?Q?dFnN17N+EcU7wnHwkbzVQYHbMglu+YJpU9RxQvXQDf33bXVS5qHwABHka9E3?=
 =?us-ascii?Q?VuBeTLeT7p5vByKOtNw7xGzhTZlFXygoZLSSMXf/GoxNO1WOqwYubQAIOzJ9?=
 =?us-ascii?Q?dcfJYjKEdJByDb1qX53JIVS/s1/sDXUgpCL6EnfJStHydkg00bLPhJZEpNPR?=
 =?us-ascii?Q?palNgZDDJVwGSnWUr+EcH0ueFprTWDddO45Pj20o7bJPV842xyvgVEOwUj/D?=
 =?us-ascii?Q?FW2vTzE6jPV9ZRTwOywngmz7hVwRs6jfWDy1Lp7AMiKy6p9V1nbBMFA/qtfx?=
 =?us-ascii?Q?kecZhjyu9cMkEPHke1Ujt38P/eIRC8Yjymk7ngdALv8fbu/nb7wyVgG6pZgZ?=
 =?us-ascii?Q?twvMce8lLCqS+86rXJIMUfg915d6Y3FH4yFiev2c0opUQnSKcZmzqhTgwmyT?=
 =?us-ascii?Q?4x3tLRiPKV/pwjqRKuhKdP5LKHi6vMeUWZkJZaxBsXR7Su0Ua+fj/43D+hxX?=
 =?us-ascii?Q?0YjQv8/EJrB/usZxeSuCtiJZA3a1kt4+WBAYXS5bG5mA59Fh7h2fGsA2+zVX?=
 =?us-ascii?Q?ppB3Z4Vpq7ENMKBy+JmGJbr8/BEaXd/dOS0kdxmr+L0vaTX0msOpEdXHVa+t?=
 =?us-ascii?Q?/P9KC3JnhAUXCX6rkRrZ7nyHrEZ6NKyuyXSsBGEeBK92RTXuiY8fd3cWOtBF?=
 =?us-ascii?Q?lL9eIWbqVu3VXoqXta+5rYbPWogpMzi8/V0zXEE8XWsDQ9vP+v4njqhT0YAM?=
 =?us-ascii?Q?rwZglRry/6ROUNFjn4gpGePyvokol7yULi+wQ4tO5A7l5j+2NSR0J7vt5e9g?=
 =?us-ascii?Q?3W8UOab/BS9N9uHmTVWgNUmdS3/ezcY5Q32htW1YA+G5WyTd4ZTJ76+dUVy7?=
 =?us-ascii?Q?shDv5tgMQ61BGRVPfNoDNkVqP9/KRzkDdmVVk5ZGSC6I+YTL6cmmlqaDzX2U?=
 =?us-ascii?Q?0JzyorNxgFU2d8Lb1PeThXvFWaTK3+NLQDdNLRYp4cNIh+xufXyNqweriKVI?=
 =?us-ascii?Q?mTkDTPRiOR2fI5UYuxPXdOLLoroiOzbJXTcPU9UnKZKWSW0bERIsrwx64ZoT?=
 =?us-ascii?Q?DDzSvwKy6+VDCUfPQ472F1kBaZ2iLj0WmfgsuNLlGcLNvi9GD7rRvldnZJIi?=
 =?us-ascii?Q?n/RERy8bpU/0DhWKx7v4hbtIVd+LXqwcHYfBmWLoOyvxynTCe9WVcPPDm+Rq?=
 =?us-ascii?Q?mwc=3D?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: marvell.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: CO6PR18MB4417.namprd18.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: a5f7f0da-df0f-4acf-bc41-08d941e50290
X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Jul 2021 07:50:09.4946
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 70e1fb47-1155-421d-87fc-2e58f638b6e0
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: XrZO/LAZfJN/aDx9UYR4QPKZJ1HsfBBUatlI85ZfTKxfhGn2ANQ4mOeBq6C2FCJs/4fBRdL0MFUvw79MO0R3wA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR18MB4481
X-Proofpoint-ORIG-GUID: yCUcQc3iwNLR1LTi52G7_DblE-wQ4CFc
X-Proofpoint-GUID: yCUcQc3iwNLR1LTi52G7_DblE-wQ4CFc
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.391,18.0.790
 definitions=2021-07-08_03:2021-07-06,2021-07-08 signatures=0
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi, Gregory,

The last series was v5. I will rebase on top of Linus 5.13-rcx and then pos=
t new v6 set.

Regards
Kosta

> -----Original Message-----
> From: Gregory CLEMENT <gregory.clement@bootlin.com>
> Sent: Thursday, June 17, 2021 18:40
> To: Kostya Porotchkin <kostap@marvell.com>; linux-kernel@vger.kernel.org;
> devicetree@vger.kernel.org; linux-arm-kernel@lists.infradead.org
> Cc: vladimir.vid@sartura.hr; tmn505@gmail.com; luka.kovacic@sartura.hr;
> sebastian.hesselbarth@gmail.com; andrew@lunn.ch; robh+dt@kernel.org;
> vkoul@kernel.org; kishon@ti.com; miquel.raynal@bootlin.com;
> mw@semihalf.com; jaz@semihalf.com; Nadav Haklai
> <nadavh@marvell.com>; Stefan Chulski <stefanc@marvell.com>; Ben Peled
> <bpeled@marvell.com>; Kostya Porotchkin <kostap@marvell.com>
> Subject: [EXT] Re: [PATCH v4 0/5] DTS updates for Marvell Armada CN913x
> platforms
>=20
> External Email
>=20
> ----------------------------------------------------------------------
> Hello,
>=20
> > From: Konstantin Porotchkin <kostap@marvell.com>
> >
> > This patch series contains the following changes/fixes:
> > 1. Add support for Armada CN913x Development Board topology "B"
> > 2. Add support for Armada CN913x Reference Design boards (CRB) 3.
> > Fixes the CP11X references in PHY binding document 4. Fixes the NAND
> > paritioninig scheme in DTS eliminating gap between consecutive
> > partitions All above changes are already intergated into Marvell
> > official SDK sources
> >
> > v2:
> > - extract common nodes from DB boards to separate DTSI files
> > - disable eth2 on CRB boards until the required phy mode support is
> > added
> > - mention the switch part ID in CRB board description
> >
> > v3:
> > - do not rename setup A DTS files for DB variants
> > - fix a couple of wrong include names
> >
> > v4:
> > - Rebase on top of Linus master branch (v5.11-rc7)
> > - Remove HS400 timing from CRB AP SDHCI (not supported by connected
> > eMMC)
> > - Add cd-gpio entry to CP0 SDHCI for SD card support
> > - Add a comment to CN9130-CRB patch about the required defconfig
> >   changes for supporting the onboard i2c expander
> > - Add Stefan's patch to enable 10G port on CN9130-DB platforms
> >
> > Grzegorz Jaszczyk (1):
> >   Documentation/bindings: phy: update references to cp11x
> >
> > Konstantin Porotchkin (3):
> >   arch/arm64/boot/dts/marvell: fix NAND partitioning scheme
> >   arm64: dts: cn913x: add device trees for topology B boards
> >   arm64: dts: add support for Marvell cn9130-crb platform
> >
> > Stefan Chulski (1):
> >   dts: marvell: Enable 10G interface on 9130-DB board
> >
>=20
> I've applied patches 1 and 2, but I have issue with patch 3, there was so=
me
> changes around the phys and I am not sure of the correct way to modify th=
e
> patch.
>=20
> Could you rebase it on v5.13-c1 and fix the merge issue ?
>=20
> Thanks,
>=20
> Gregory
>=20
> >  .../bindings/phy/phy-mvebu-comphy.txt         |  12 +-
> >  arch/arm64/boot/dts/marvell/Makefile          |   5 +
> >  arch/arm64/boot/dts/marvell/cn9130-crb-A.dts  |  38 ++
> > arch/arm64/boot/dts/marvell/cn9130-crb-B.dts  |  46 ++
> >  arch/arm64/boot/dts/marvell/cn9130-crb.dtsi   | 221 ++++++++++
> >  arch/arm64/boot/dts/marvell/cn9130-db-B.dts   |  22 +
> >  arch/arm64/boot/dts/marvell/cn9130-db.dts     | 393 +----------------
> >  arch/arm64/boot/dts/marvell/cn9130-db.dtsi    | 402 ++++++++++++++++++
> >  arch/arm64/boot/dts/marvell/cn9131-db-B.dts   |  22 +
> >  arch/arm64/boot/dts/marvell/cn9131-db.dts     | 192 +--------
> >  arch/arm64/boot/dts/marvell/cn9131-db.dtsi    | 201 +++++++++
> >  arch/arm64/boot/dts/marvell/cn9132-db-B.dts   |  22 +
> >  arch/arm64/boot/dts/marvell/cn9132-db.dts     | 211 +--------
> >  arch/arm64/boot/dts/marvell/cn9132-db.dtsi    | 220 ++++++++++
> >  14 files changed, 1223 insertions(+), 784 deletions(-)  create mode
> > 100644 arch/arm64/boot/dts/marvell/cn9130-crb-A.dts
> >  create mode 100644 arch/arm64/boot/dts/marvell/cn9130-crb-B.dts
> >  create mode 100644 arch/arm64/boot/dts/marvell/cn9130-crb.dtsi
> >  create mode 100644 arch/arm64/boot/dts/marvell/cn9130-db-B.dts
> >  create mode 100644 arch/arm64/boot/dts/marvell/cn9130-db.dtsi
> >  create mode 100644 arch/arm64/boot/dts/marvell/cn9131-db-B.dts
> >  create mode 100644 arch/arm64/boot/dts/marvell/cn9131-db.dtsi
> >  create mode 100644 arch/arm64/boot/dts/marvell/cn9132-db-B.dts
> >  create mode 100644 arch/arm64/boot/dts/marvell/cn9132-db.dtsi
> >
> > --
> > 2.17.1
> >
>=20
> --
> Gregory Clement, Bootlin
> Embedded Linux and Kernel engineering
> https://urldefense.proofpoint.com/v2/url?u=3Dhttp-
> 3A__bootlin.com&d=3DDwIBAg&c=3DnKjWec2b6R0mOyPaz7xtfQ&r=3D-
> N9sN4p5NSr0JGQoQ_2UCOgAqajG99W1EbSOww0WU8o&m=3Dyb2JOcVicfAZRe
> thZJoDE-
> wbwtupb3tk_D7VGKCNsqc&s=3D4oskkLywYJujfGQ4XpFfP6n4ybkC0722K_8qH3xz
> bK8&e=3D