Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp494440pxv; Fri, 9 Jul 2021 02:43:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxJbJ3YkHF/OAPXSq1wp/WdN0Esmzy8c0gYrJh031RK+Ln5ci0jmzNkhEEjvGqANu1ryhwh X-Received: by 2002:a17:906:4fd6:: with SMTP id i22mr23222823ejw.92.1625823824006; Fri, 09 Jul 2021 02:43:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625823823; cv=none; d=google.com; s=arc-20160816; b=M5vR9NnlVw3B5gErGMvgcbM0VKoCFpi7rvHJWqGbaCToX3NS4n/sMf61J3Mh7F8szG IQ1lL+l0Iu0E0MBdn19KbHYRVBv+sxNlu3dcJbWY1MG3FxOlmjoCHiWzDBt/Rx8XDP5V f/JQWVzdnFaS4TxPEHzy5pOXtdXhkzWEFnoKitXXjZyXpXvjsbqwYY3z+9oDaftCjLXE juFF6VLJdJhfi6ib1q9MV/U+gEE2/HP2R6jhrUFlwKWtJdGfsXKIyy86eRzx4ilmrWpO wAS21OB8U7UW8L6ci/6pZIo0prVTfr9RukavR7Tm5ad3akIotjbGQjQ3wpMJ67cQeeQ7 M1lA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:date:cc:to:from:subject :message-id; bh=OmxFkSeXstDg4hCUHVyDfi4fVRbrUaosdhuKNnB+kDY=; b=K6NtcJxLqLchmzSXoMAfeltx/SNtNgeSp1h4M8AiYsOXsptdMkFuq/TqwYmPblTyJp rug8Sra9NGXilfVR1pfoNLUpwIyDoFPwyeQrgr75FOugBjD5u6kSwtHTZ8+aL/sEm9Ff 0T3gVWBDLkZ+ny8KMofZwzYNtVEZfV7+2GDF/luP1LfU6oF8CQhfnHe7Dfhgq2lp36IU /MgYtX9+9+xwd76Pap6OslA5ENFrgAgfXHjE3ywExMJSWxRAjL6imVVY99IGrMfizZrm IQKpvCmc5tfIEDWiixpdgSjjXa353cmM4Lt8jtCgxXS1ohwYtZ0amT/6Jr51pINUzF7l WKwg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dd4si6729873ejc.607.2021.07.09.02.43.20; Fri, 09 Jul 2021 02:43:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231985AbhGIJoe (ORCPT + 99 others); Fri, 9 Jul 2021 05:44:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51006 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231954AbhGIJoe (ORCPT ); Fri, 9 Jul 2021 05:44:34 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2AA56C0613DD for ; Fri, 9 Jul 2021 02:41:51 -0700 (PDT) Received: from gallifrey.ext.pengutronix.de ([2001:67c:670:201:5054:ff:fe8d:eefb] helo=[IPv6:::1]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1m1n0s-0000EC-H7; Fri, 09 Jul 2021 11:41:38 +0200 Message-ID: Subject: Re: [PATCH v14 08/12] spi: imx: remove ERR009165 workaround on i.mx6ul From: Lucas Stach To: Robin Gong , vkoul@kernel.org, mark.rutland@arm.com, broonie@kernel.org, robh+dt@kernel.org, catalin.marinas@arm.com, will.deacon@arm.com, shawnguo@kernel.org, festevam@gmail.com, s.hauer@pengutronix.de, martin.fuzzey@flowbird.group, u.kleine-koenig@pengutronix.de, dan.j.williams@intel.com, matthias.schiffer@ew.tq-group.com, frieder.schrempf@kontron.de, m.felsch@pengutronix.de, xiaoning.wang@nxp.com Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-spi@vger.kernel.org, linux-imx@nxp.com, kernel@pengutronix.de, dmaengine@vger.kernel.org, linux-arm-kernel@lists.infradead.org Date: Fri, 09 Jul 2021 11:41:35 +0200 In-Reply-To: <1617809456-17693-9-git-send-email-yibin.gong@nxp.com> References: <1617809456-17693-1-git-send-email-yibin.gong@nxp.com> <1617809456-17693-9-git-send-email-yibin.gong@nxp.com> Content-Type: text/plain; charset="UTF-8" User-Agent: Evolution 3.40.1 (3.40.1-1.fc34) MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-SA-Exim-Connect-IP: 2001:67c:670:201:5054:ff:fe8d:eefb X-SA-Exim-Mail-From: l.stach@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am Mittwoch, dem 07.04.2021 um 23:30 +0800 schrieb Robin Gong: > ERR009165 fixed on i.mx6ul/6ull/6sll. All other i.mx6/7 and > i.mx8m/8mm still need this errata. Please refer to nxp official > errata document from https://www.nxp.com/ . > > For removing workaround on those chips. Add new i.mx6ul type. > > Signed-off-by: Robin Gong > Acked-by: Mark Brown > --- > drivers/spi/spi-imx.c | 47 +++++++++++++++++++++++++++++++++++++++++++---- > 1 file changed, 43 insertions(+), 4 deletions(-) > > diff --git a/drivers/spi/spi-imx.c b/drivers/spi/spi-imx.c > index cf235b9..d18ee25 100644 > --- a/drivers/spi/spi-imx.c > +++ b/drivers/spi/spi-imx.c > @@ -59,6 +59,7 @@ enum spi_imx_devtype { > IMX35_CSPI, /* CSPI on all i.mx except above */ > IMX51_ECSPI, /* ECSPI on i.mx51 */ > IMX53_ECSPI, /* ECSPI on i.mx53 and later */ > + IMX6UL_ECSPI, /* ERR009165 fix from i.mx6ul */ This patch could be a lot smaller if you didn't introduce a new devtype. You could just use the IMX51_ECSPI in imx6ul_ecspi_devtype_data, as all you care about as a relevant difference is the tx_glitch_fixed property, which isn't tied to the devtype. Regards, Lucas > }; > > struct spi_imx_data; > @@ -78,6 +79,11 @@ struct spi_imx_devtype_data { > bool has_slavemode; > unsigned int fifo_size; > bool dynamic_burst; > + /* > + * ERR009165 fixed or not: > + * https://www.nxp.com/docs/en/errata/IMX6DQCE.pdf > + */ > + bool tx_glitch_fixed; > enum spi_imx_devtype devtype; > }; > > @@ -134,6 +140,11 @@ static inline int is_imx51_ecspi(struct spi_imx_data *d) > return d->devtype_data->devtype == IMX51_ECSPI; > } > > +static inline int is_imx6ul_ecspi(struct spi_imx_data *d) > +{ > + return d->devtype_data->devtype == IMX6UL_ECSPI; > +} > + > static inline int is_imx53_ecspi(struct spi_imx_data *d) > { > return d->devtype_data->devtype == IMX53_ECSPI; > @@ -593,8 +604,14 @@ static int mx51_ecspi_prepare_transfer(struct spi_imx_data *spi_imx, > ctrl |= mx51_ecspi_clkdiv(spi_imx, t->speed_hz, &clk); > spi_imx->spi_bus_clk = clk; > > - /* ERR009165: work in XHC mode as PIO */ > - ctrl &= ~MX51_ECSPI_CTRL_SMC; > + /* > + * ERR009165: work in XHC mode instead of SMC as PIO on the chips > + * before i.mx6ul. > + */ > + if (spi_imx->usedma && spi_imx->devtype_data->tx_glitch_fixed) > + ctrl |= MX51_ECSPI_CTRL_SMC; > + else > + ctrl &= ~MX51_ECSPI_CTRL_SMC; > > writel(ctrl, spi_imx->base + MX51_ECSPI_CTRL); > > @@ -620,12 +637,16 @@ static int mx51_ecspi_prepare_transfer(struct spi_imx_data *spi_imx, > > static void mx51_setup_wml(struct spi_imx_data *spi_imx) > { > + u32 tx_wml = 0; > + > + if (spi_imx->devtype_data->tx_glitch_fixed) > + tx_wml = spi_imx->wml; > /* > * Configure the DMA register: setup the watermark > * and enable DMA request. > */ > writel(MX51_ECSPI_DMA_RX_WML(spi_imx->wml - 1) | > - MX51_ECSPI_DMA_TX_WML(0) | > + MX51_ECSPI_DMA_TX_WML(tx_wml) | > MX51_ECSPI_DMA_RXT_WML(spi_imx->wml) | > MX51_ECSPI_DMA_TEDEN | MX51_ECSPI_DMA_RXDEN | > MX51_ECSPI_DMA_RXTDEN, spi_imx->base + MX51_ECSPI_DMA); > @@ -1019,6 +1040,23 @@ static struct spi_imx_devtype_data imx53_ecspi_devtype_data = { > .devtype = IMX53_ECSPI, > }; > > +static struct spi_imx_devtype_data imx6ul_ecspi_devtype_data = { > + .intctrl = mx51_ecspi_intctrl, > + .prepare_message = mx51_ecspi_prepare_message, > + .prepare_transfer = mx51_ecspi_prepare_transfer, > + .trigger = mx51_ecspi_trigger, > + .rx_available = mx51_ecspi_rx_available, > + .reset = mx51_ecspi_reset, > + .setup_wml = mx51_setup_wml, > + .fifo_size = 64, > + .has_dmamode = true, > + .dynamic_burst = true, > + .has_slavemode = true, > + .tx_glitch_fixed = true, > + .disable = mx51_ecspi_disable, > + .devtype = IMX6UL_ECSPI, > +}; > + > static const struct of_device_id spi_imx_dt_ids[] = { > { .compatible = "fsl,imx1-cspi", .data = &imx1_cspi_devtype_data, }, > { .compatible = "fsl,imx21-cspi", .data = &imx21_cspi_devtype_data, }, > @@ -1027,6 +1065,7 @@ static const struct of_device_id spi_imx_dt_ids[] = { > { .compatible = "fsl,imx35-cspi", .data = &imx35_cspi_devtype_data, }, > { .compatible = "fsl,imx51-ecspi", .data = &imx51_ecspi_devtype_data, }, > { .compatible = "fsl,imx53-ecspi", .data = &imx53_ecspi_devtype_data, }, > + { .compatible = "fsl,imx6ul-ecspi", .data = &imx6ul_ecspi_devtype_data, }, > { /* sentinel */ } > }; > MODULE_DEVICE_TABLE(of, spi_imx_dt_ids); > @@ -1604,7 +1643,7 @@ static int spi_imx_probe(struct platform_device *pdev) > spi_imx->bitbang.master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH \ > | SPI_NO_CS; > if (is_imx35_cspi(spi_imx) || is_imx51_ecspi(spi_imx) || > - is_imx53_ecspi(spi_imx)) > + is_imx53_ecspi(spi_imx) || is_imx6ul_ecspi(spi_imx)) > spi_imx->bitbang.master->mode_bits |= SPI_LOOP | SPI_READY; > > spi_imx->spi_drctl = spi_drctl;