Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp535421pxv; Fri, 9 Jul 2021 03:43:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyp7UPs0NO6RlanJKZQKamu7cLOvEfUormYdYZRSZbj0hyRgWFrGQeZHGULPF98TVdMkY1r X-Received: by 2002:aa7:d2ca:: with SMTP id k10mr236252edr.379.1625827391239; Fri, 09 Jul 2021 03:43:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625827391; cv=none; d=google.com; s=arc-20160816; b=evlRobSnL7J7KL/CCxjrnyCk+0YZnocEQ0FIDNQmhduFm5Xinm3s77CwmGTYKjh396 JPaYtPIrSQ7Yb4+NfVbUC2UEC7ZKsZDUy3WOl4O2H3RGIgurtG7g/kfQJTSmBGyrh6fB +nr3HwC9cwV8stuIgyEt4I9IHc0q3zPN3xg81azu/jV7Pk1PtOqQhboQcAMiZtI9w5MG l+uvZ10mzUAkry+ruwPjU29RIUuFXmsTWTSqLDy5g3sVd4uoVlxu7XGG7wzloCDtFagS xcsDSr35Cx8C3QAyoyvtQWSjsH5b9hTz0C1pSGqKXB8D5VojB31ZIoPqPHBvcqImbs7G cAxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=ittBMkVVaTRJwQotmJwALjz1wl7Ef0/Xc3uN9yN8ZG4=; b=vgCAEJZmzuFFT9sAD7mcDeLV2wZkZQZT06YmyYsltK0sJxMK7E9q2Tfb+RskcDKY7y MqCm8kEuGe1kse59TOmLuuxuf+nJ23axsa7ByG3PuucYjIBzhu+CXONzXPCLyXRogQec t5FcIZfYFp2y1aq483R3idRIVSsz8xCPieZzl6dYSVaUQ/sUwNZ/WHwI66jhhvUOCPxv Q2IlaF52HFoGfMqDKqTEnjEZLwWKov3N/wKeJYa/A+fpqsVhE1WEaLz1JanYOaQ4zdlU bKyiHSyhTo+VLeR5nNX/f/TYj4yj2VjJ8mOqoVHAQr8xTu0qGeEtXM4MwnTd0MYcnYRZ Tw8Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id er20si6798349ejc.491.2021.07.09.03.42.47; Fri, 09 Jul 2021 03:43:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229877AbhGIKoK (ORCPT + 99 others); Fri, 9 Jul 2021 06:44:10 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:55047 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229790AbhGIKoJ (ORCPT ); Fri, 9 Jul 2021 06:44:09 -0400 Received: from ironmsg08-lv.qualcomm.com ([10.47.202.152]) by alexa-out.qualcomm.com with ESMTP; 09 Jul 2021 03:41:26 -0700 X-QCInternal: smtphost Received: from ironmsg02-blr.qualcomm.com ([10.86.208.131]) by ironmsg08-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 09 Jul 2021 03:41:24 -0700 X-QCInternal: smtphost Received: from kalyant-linux.qualcomm.com ([10.204.66.210]) by ironmsg02-blr.qualcomm.com with ESMTP; 09 Jul 2021 16:10:51 +0530 Received: by kalyant-linux.qualcomm.com (Postfix, from userid 94428) id 58BFB4B7F; Fri, 9 Jul 2021 03:40:49 -0700 (PDT) From: Kalyan Thota To: dri-devel@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org Cc: Kalyan Thota , linux-kernel@vger.kernel.org, robdclark@gmail.com, dianders@chromium.org, mkrishn@codeaurora.org, saiprakash.ranjan@codeaurora.org, rnayak@codeaurora.org Subject: [v1] drm/msm/disp/dpu1: add safe lut config in dpu driver Date: Fri, 9 Jul 2021 03:40:44 -0700 Message-Id: <1625827244-23274-1-git-send-email-kalyan_t@codeaurora.org> X-Mailer: git-send-email 2.7.4 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add safe lut configuration for all the targets in dpu driver as per QOS recommendation. Issue reported on SC7280: With wait-for-safe feature in smmu enabled, RT client buffer levels are checked to be safe before smmu invalidation. Since display was always set to unsafe it was delaying the invalidaiton process thus impacting the performance on NRT clients such as eMMC and NVMe. Validated this change on SC7280, With this change eMMC performance has improved significantly. Signed-off-by: Kalyan Thota --- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c index d01c4c9..2e482cd 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -974,6 +974,7 @@ static const struct dpu_perf_cfg sdm845_perf_data = { .amortizable_threshold = 25, .min_prefill_lines = 24, .danger_lut_tbl = {0xf, 0xffff, 0x0}, + .safe_lut_tbl = {0xfff0, 0xf000, 0xffff}, .qos_lut_tbl = { {.nentry = ARRAY_SIZE(sdm845_qos_linear), .entries = sdm845_qos_linear @@ -1001,6 +1002,7 @@ static const struct dpu_perf_cfg sc7180_perf_data = { .min_dram_ib = 1600000, .min_prefill_lines = 24, .danger_lut_tbl = {0xff, 0xffff, 0x0}, + .safe_lut_tbl = {0xfff0, 0xff00, 0xffff}, .qos_lut_tbl = { {.nentry = ARRAY_SIZE(sc7180_qos_linear), .entries = sc7180_qos_linear @@ -1028,6 +1030,7 @@ static const struct dpu_perf_cfg sm8150_perf_data = { .min_dram_ib = 800000, .min_prefill_lines = 24, .danger_lut_tbl = {0xf, 0xffff, 0x0}, + .safe_lut_tbl = {0xfff8, 0xf000, 0xffff}, .qos_lut_tbl = { {.nentry = ARRAY_SIZE(sm8150_qos_linear), .entries = sm8150_qos_linear @@ -1056,6 +1059,7 @@ static const struct dpu_perf_cfg sm8250_perf_data = { .min_dram_ib = 800000, .min_prefill_lines = 35, .danger_lut_tbl = {0xf, 0xffff, 0x0}, + .safe_lut_tbl = {0xfff0, 0xff00, 0xffff}, .qos_lut_tbl = { {.nentry = ARRAY_SIZE(sc7180_qos_linear), .entries = sc7180_qos_linear @@ -1084,6 +1088,7 @@ static const struct dpu_perf_cfg sc7280_perf_data = { .min_dram_ib = 1600000, .min_prefill_lines = 24, .danger_lut_tbl = {0xffff, 0xffff, 0x0}, + .safe_lut_tbl = {0xff00, 0xff00, 0xffff}, .qos_lut_tbl = { {.nentry = ARRAY_SIZE(sc7180_qos_macrotile), .entries = sc7180_qos_macrotile -- 2.7.4