Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp1499786pxv; Sat, 10 Jul 2021 06:12:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyQwAn7j91OC3o8IyMS7pR6v7Diggo4pfgEh456pdHY8+nG//FXOanMuUQzQYPWV6WvpIrw X-Received: by 2002:a05:6e02:1c0c:: with SMTP id l12mr9257943ilh.84.1625922769304; Sat, 10 Jul 2021 06:12:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625922769; cv=none; d=google.com; s=arc-20160816; b=YViCkXayS6X6NjF6ubKFwO1aRQ6+2L3rCCJZTN2Y3pwwViZXjv6AgfdJa3BlT8f1hR GhszAz2GaC1SphJ0ltMWNEKsQ+STr5l5hfoELGUXvylXpSIi3CxUDfchTyoEXyR2Yz8F H2ez7SY5EMeZn7BptEPZAmYpDUvo1rbhs6i6qU9Kp2QhMBnL3X2fh5KmUDegXSj+14FA cmNFF6CBuird2mO+9rC/YogMZSU2Ym7I1cx/xDIue56T4iti6qHLazVOQ5wEyYg54Q2a I5A5tBJRLw4OhYLS0ZDXOLjzVJkkXGbMKLXfjsrZl2hFoO5zLAIQnAOUNYHvCXNur7a/ CIVA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=uNmDBVPFvTgljE+aOmNueRcST/jUznAyMobm2UNcsgE=; b=nfxJdt+4CXm/FoZVprjUjv3R6jrL4Uk9QA/rMCdgxZFHVXenaPnhZeSyRqqaQyB5Qg q3DyadNZi8Ec8BCCrvY3e/lmPlGjhr6DP3hl+Gn9RnWiietWOU1rNd0xgFvKO5Z6NxE/ oiq63d4r/Bc2me6ha60ENpn3kuNiwPgg/0dcRcbF6pk3rIwotYCCZK4uynliXiyAiZWL j+IC6Di4l1mS1v2zeg4sM9pWUnE6G6g5Js8oZnEgx2OW5UFRZ3ts3sE5g+8j133lQK6P MHQgCs3sc6wmHsxur1QWd3PNCZKPQXJngjWXATOoDdIi8j30Qs+cpnQjFc49d+ZDJF15 /xPw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o5si8620647ilf.135.2021.07.10.06.12.30; Sat, 10 Jul 2021 06:12:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233117AbhGJNMx (ORCPT + 99 others); Sat, 10 Jul 2021 09:12:53 -0400 Received: from mga09.intel.com ([134.134.136.24]:49951 "EHLO mga09.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231276AbhGJNLy (ORCPT ); Sat, 10 Jul 2021 09:11:54 -0400 X-IronPort-AV: E=McAfee;i="6200,9189,10040"; a="209793910" X-IronPort-AV: E=Sophos;i="5.84,229,1620716400"; d="scan'208";a="209793910" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Jul 2021 06:09:08 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.84,229,1620716400"; d="scan'208";a="488742377" Received: from chang-linux-3.sc.intel.com ([172.25.66.175]) by FMSMGA003.fm.intel.com with ESMTP; 10 Jul 2021 06:09:07 -0700 From: "Chang S. Bae" To: bp@suse.de, luto@kernel.org, tglx@linutronix.de, mingo@kernel.org, x86@kernel.org Cc: len.brown@intel.com, dave.hansen@intel.com, thiago.macieira@intel.com, jing2.liu@intel.com, ravi.v.shankar@intel.com, linux-kernel@vger.kernel.org, chang.seok.bae@intel.com Subject: [PATCH v7 10/26] x86/fpu/xstate: Update the XSTATE buffer address finder to support dynamic states Date: Sat, 10 Jul 2021 06:02:57 -0700 Message-Id: <20210710130313.5072-11-chang.seok.bae@intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210710130313.5072-1-chang.seok.bae@intel.com> References: <20210710130313.5072-1-chang.seok.bae@intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org __raw_xsave_addr() returns the requested component's pointer in an XSTATE buffer, by simply looking up the offset table. The offset used to be fixed, but, with dynamic user states, it becomes variable. get_xstate_size() has a routine to find an offset at runtime. Refactor to use it for the address finder. Signed-off-by: Chang S. Bae Reviewed-by: Len Brown Cc: x86@kernel.org Cc: linux-kernel@vger.kernel.org --- Changes from v5: * Updated for future proofed __raw_xsave_addr(). Changes from v3: * Added the function description in the kernel-doc style. (Borislav Petkov) * Removed 'no functional change' in the changelog. (Borislav Petkov) --- arch/x86/kernel/fpu/xstate.c | 78 ++++++++++++++++++++++++------------ 1 file changed, 53 insertions(+), 25 deletions(-) diff --git a/arch/x86/kernel/fpu/xstate.c b/arch/x86/kernel/fpu/xstate.c index 597935ec5089..a6473a632e6e 100644 --- a/arch/x86/kernel/fpu/xstate.c +++ b/arch/x86/kernel/fpu/xstate.c @@ -182,6 +182,38 @@ static bool xfeature_is_supervisor(int xfeature_nr) return ecx & 1; } +/** + * get_xstate_comp_offset() - Find the feature's offset in the compacted + * format. + * @mask: This bitmap tells which components reserved in the format. + * @feature_nr: The feature number + * + * Returns: The offset value + */ +static unsigned int get_xstate_comp_offset(u64 mask, int feature_nr) +{ + u64 xmask = BIT_ULL(feature_nr + 1) - 1; + unsigned int next_offset, offset = 0; + int i; + + if ((xfeatures_mask_all & xmask) == (mask & xmask)) + return xstate_comp_offsets[feature_nr]; + + /* + * With the given mask, no relevant size is found. Calculate it by + * summing up each state size. + */ + for (next_offset = FXSAVE_SIZE + XSAVE_HDR_SIZE, i = FIRST_EXTENDED_XFEATURE; + i <= feature_nr; i++) { + if (!(mask & BIT_ULL(i))) + continue; + + offset = xstate_aligns[i] ? ALIGN(next_offset, 64) : next_offset; + next_offset += xstate_sizes[i]; + } + return offset; +} + /** * get_xstate_size() - Calculate an xstate buffer size * @mask: This bitmap tells which components reserved in the buffer. @@ -193,8 +225,8 @@ static bool xfeature_is_supervisor(int xfeature_nr) */ unsigned int get_xstate_size(u64 mask) { - unsigned int size; - int i, nr; + unsigned int offset; + int nr; if (!mask) return 0; @@ -213,22 +245,8 @@ unsigned int get_xstate_size(u64 mask) if (!boot_cpu_has(X86_FEATURE_XSAVES)) return xstate_offsets[nr] + xstate_sizes[nr]; - if ((xfeatures_mask_all & (BIT_ULL(nr + 1) - 1)) == mask) - return xstate_comp_offsets[nr] + xstate_sizes[nr]; - - /* - * With the given mask, no relevant size is found so far. So, - * calculate it by summing up each state size. - */ - for (size = FXSAVE_SIZE + XSAVE_HDR_SIZE, i = FIRST_EXTENDED_XFEATURE; i <= nr; i++) { - if (!(mask & BIT_ULL(i))) - continue; - - if (xstate_aligns[i]) - size = ALIGN(size, 64); - size += xstate_sizes[i]; - } - return size; + offset = get_xstate_comp_offset(mask, nr); + return offset + xstate_sizes[nr]; } /* @@ -980,19 +998,29 @@ void fpu__resume_cpu(void) */ static void *__raw_xsave_addr(struct fpu *fpu, int xfeature_nr) { + unsigned int offset; void *xsave; if (!xfeature_enabled(xfeature_nr)) { - WARN_ON_FPU(1); - return NULL; - } + goto not_found; + } else if (!fpu) { + xsave = &init_fpstate.xsave; - if (fpu) + offset = get_xstate_comp_offset(xfeatures_mask_all, xfeature_nr); + if (offset > sizeof(init_fpstate)) + goto not_found; + } else if (!(fpu->state_mask & BIT_ULL(xfeature_nr))) { + goto not_found; + } else { xsave = &fpu->state->xsave; - else - xsave = &init_fpstate.xsave; + offset = get_xstate_comp_offset(fpu->state_mask, xfeature_nr); + } + + return xsave + offset; - return xsave + xstate_comp_offsets[xfeature_nr]; +not_found: + WARN_ON_FPU(1); + return NULL; } /* * Given the xsave area and a state inside, this function returns the -- 2.17.1