Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp2827070pxv; Mon, 12 Jul 2021 02:55:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyxl8SXrgKTXnzf3bnf2ELmYWWRbrh4voykIvEhEPoz+n585375QzzzObgzeX6IgiOhZxYU X-Received: by 2002:a05:6e02:1aa3:: with SMTP id l3mr37499657ilv.147.1626083749007; Mon, 12 Jul 2021 02:55:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626083748; cv=none; d=google.com; s=arc-20160816; b=z/FkxRyXNbDD5zBIVHGbpUrJIwp+jlFzpvNcUVAy6Kx6nPGmUa1edjhL0HiZW8mr3x 7vnyGvFVypA8Rd1azqpk2+qDn94Rju8L134R4gxG+KL8190vyJlQ06uI4KA3xmRaR0op RoI2DcGzmJ6oVq5nSP4rfk89FmDnPwFPkgaRm2YnWF6oxbq6o+lGTlMm+W3puzTYAood nikxEg7e4N357p8e8AXhJcOo6Q/pjHzpU8Qe7t3V/HiIK04bWwTPmVhibPNN+jcmo8S7 rXSJuQBdmFT10/p8wMoqLmJBjWVNR7NKp54TrLL27FXmJm/3X57VwPVmQOg+gUtp6Iez p60Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=bGYTwAvX+5iYIx5QUDUyaGxgxgBJGlzfgG6iqNHDvN0=; b=gf2PF3hV5hq1YH1fXNGDxHLmvDsrfRL2FcfaMJE2ls2Mp/fXdXzQYubfdbhLdi8W2C chkk2OvMBGzYgEfeHEY3quliyDjejfewR8LGR8S6/KT0RrkCjMwQ+5UHGa/+APr6G7+p QQMKdkH6SJsK0wyUvlHTcPkLYmNEc2QyhnEJK24/FVTEXBIrOSQL57R6CcuT4/GSqsp3 xZrkjnZyLVZD/SZiyHKPcs/RgSUNzl8XLKeH45SRDA9TMeT3wo/yDq3HDeTuehenIlJ2 QOWhHx8Jkcr4Tui6sLBYYALM0Ef8OdhAPU+87/3bSAW1oZtoCNY5ff8iXfHFsN2IOysb oiLw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=s+DmMJSR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a24si17271489iol.81.2021.07.12.02.55.37; Mon, 12 Jul 2021 02:55:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=s+DmMJSR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239555AbhGLG42 (ORCPT + 99 others); Mon, 12 Jul 2021 02:56:28 -0400 Received: from mail.kernel.org ([198.145.29.99]:34398 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236237AbhGLGkt (ORCPT ); Mon, 12 Jul 2021 02:40:49 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 259BD610FB; Mon, 12 Jul 2021 06:37:55 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1626071876; bh=DVZAK+64gh1QFHBJBYKFwQNIQbuyWh+3jnO3MNIngLU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=s+DmMJSRM3ksdu8UbteW/eAeAvkltg7RA0RgujbSGajRfP0G1jEMXt9o3/ZRR6quU FXGZOC1dMr4aW+AWpJ5HQnPEpoQVfYVY0CnCZQJ0NhRmAiPNCGPgnDoll6EYOiD2uW 1c+UYBnrD5RBhF/CcEP+GhQOFkcrwMHSyA0LLf0k= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Alexandru Elisei , Marc Zyngier , Sasha Levin Subject: [PATCH 5.10 259/593] KVM: arm64: Dont zero the cycle count register when PMCR_EL0.P is set Date: Mon, 12 Jul 2021 08:06:59 +0200 Message-Id: <20210712060911.670617743@linuxfoundation.org> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20210712060843.180606720@linuxfoundation.org> References: <20210712060843.180606720@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Alexandru Elisei [ Upstream commit 2a71fabf6a1bc9162a84e18d6ab991230ca4d588 ] According to ARM DDI 0487G.a, page D13-3895, setting the PMCR_EL0.P bit to 1 has the following effect: "Reset all event counters accessible in the current Exception level, not including PMCCNTR_EL0, to zero." Similar behaviour is described for AArch32 on page G8-7022. Make it so. Fixes: c01d6a18023b ("KVM: arm64: pmu: Only handle supported event counters") Signed-off-by: Alexandru Elisei Signed-off-by: Marc Zyngier Link: https://lore.kernel.org/r/20210618105139.83795-1-alexandru.elisei@arm.com Signed-off-by: Sasha Levin --- arch/arm64/kvm/pmu-emul.c | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/kvm/pmu-emul.c b/arch/arm64/kvm/pmu-emul.c index 2dd164bb1c5a..4b30260e1abf 100644 --- a/arch/arm64/kvm/pmu-emul.c +++ b/arch/arm64/kvm/pmu-emul.c @@ -578,6 +578,7 @@ void kvm_pmu_handle_pmcr(struct kvm_vcpu *vcpu, u64 val) kvm_pmu_set_counter_value(vcpu, ARMV8_PMU_CYCLE_IDX, 0); if (val & ARMV8_PMU_PMCR_P) { + mask &= ~BIT(ARMV8_PMU_CYCLE_IDX); for_each_set_bit(i, &mask, 32) kvm_pmu_set_counter_value(vcpu, i, 0); } -- 2.30.2