Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp2895077pxv; Mon, 12 Jul 2021 04:40:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwUzLdl97c5yynrv9JFtZY3WFfL1mXvzOS2nogf7GgXYjHjIxQsFDtq5/J173AjjXAxdE37 X-Received: by 2002:a05:6638:1383:: with SMTP id w3mr5557396jad.32.1626090025171; Mon, 12 Jul 2021 04:40:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626090025; cv=none; d=google.com; s=arc-20160816; b=f0ljd+SDQt5o4HbZMN7ha68wUuMLGFvBJWSBm5vL7SJUvsyI+2gYZzhe1h8yFt5RFF CkoSHHyWED0BzKKqcuAL7o0zb1R/t4wgCHdGS+HNhGh+Igc1vh1aC1+4Sdtv1IO5uXJz PFVBDK44wGe9+X1ksE45ShSYRsIRLxqUnFgC7FJxwJNO+/n+kWEOq2Q93qGW04e8vrJ5 Ba9dm2KsNJe0lTTDdwPab+hyh/PyCOyu+wKXwhXNzol0B0DeRxdrbS6sU9w1/828Gf5k rSIhk3+SOksTmlzT73LcpxfZV+PuXM7p+EDNbmGuUZY4radBWLLF8YyRObVL/Bk+HUD7 xiqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=Y+E7UM9kDcTj1OatIHLBQBBbGJOQUqV17bP46qe4xL0=; b=tCUkql/uOKCbhNQ18WPkZVJNipgZzMYgOrHS3nM8E6jGQUSnnx0yV3/v5U18cAd4Sc Pfr1c01+D4Q1Hk6Cs2KcSMFlT4WcLUF+P6eG0sn9ubOljM6g4tnSgtZ8N0xp97Pctcij tfqkR80e9OYwBkOXwgt08vj3KiOG7j70UUkge8Km1RxvxhAPtaVJTnde9aO42/bIsHmE zu/OOPh9kBcWM9dbnUklJb3kafd1pxDkT+uGYeCWwHmebcB1F82Tj+JbMlLwT4jH9IOa mXoIL78ik80Hkvmpj4Wly+giUSshed5gMf0w7qXQiwZl9bfiR2Hf+1MOTgEbY+0msruu heLg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=SOgVkqEO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x3si17056573ion.71.2021.07.12.04.40.11; Mon, 12 Jul 2021 04:40:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=SOgVkqEO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234357AbhGLLjv (ORCPT + 99 others); Mon, 12 Jul 2021 07:39:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45232 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233931AbhGLLjk (ORCPT ); Mon, 12 Jul 2021 07:39:40 -0400 Received: from mail-pg1-x531.google.com (mail-pg1-x531.google.com [IPv6:2607:f8b0:4864:20::531]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E3068C0613DD for ; Mon, 12 Jul 2021 04:36:51 -0700 (PDT) Received: by mail-pg1-x531.google.com with SMTP id 37so17930654pgq.0 for ; Mon, 12 Jul 2021 04:36:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=Y+E7UM9kDcTj1OatIHLBQBBbGJOQUqV17bP46qe4xL0=; b=SOgVkqEOzNScO3XJav73raze/kczq+VDiSGwyDfgebmUaOm6ZdKreXShk9wcURT/p0 vJXj4NqzUhjhRV+DWB4Xuo7GC5koGx87eLY8aCkGmS1L+iOzYKHp9f/Q53FBBJeE6pVr 2ggHmLZIJvY/gMHBa07OXMZtjy5kscMeUIBqNpQxq4UU0PLGiGr+Ag3dfykiyoXpW2OD B5MzhnW12ZCLcwTjs7u/srn85cbRLhmvgK81svZkCmcMhJoefrAJJOLsku+pzmRaPq1t xqkAI6TIIUCI4EAWUFA7tw/w+leFdRlneX2NY4jqt9sr+8fuEZ/0TG0MxQMyIoFcfDKX qPNQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=Y+E7UM9kDcTj1OatIHLBQBBbGJOQUqV17bP46qe4xL0=; b=D7CBWyjj/0qfjSKsoY7bhEOqP8b4TtfrOpUtZU+9ZrdHwPwDnTz+6o2ldkmdHjctxr OUyLcUhgkQU1mcliBecO+8c+HA5XThr/b4nPOHM/rmUrQLwX7FripA67zxiAvaXPj9dv 71tcKdAyK984R4jIixY9ZfsCWcyf5H32RnAGSdEZ27dPCmZtbcJeZn2WmY8O4gy46W4+ Hc06XnDpeTChRLL2LnKIKujT/Oj/3IFaVReGytyWXLP5aK1t7YVTkD/AwQdIzkbL35Ks gZYfV7cP+YPew4NX7vaiaD+axzLKbcUSDOTfa5w0Y8yloiNhdEueDJEjXnBJX2nOtimt F/ww== X-Gm-Message-State: AOAM531SFSSKGmjdlsP0DAZMYo+d8DQH7a2+8zFfUwYU+GDM/oW+ee6G Q9BPqwogZtrr6huhstP+uHRnhw== X-Received: by 2002:a63:f901:: with SMTP id h1mr53579200pgi.69.1626089811384; Mon, 12 Jul 2021 04:36:51 -0700 (PDT) Received: from leoy-ThinkPad-X240s ([202.155.204.36]) by smtp.gmail.com with ESMTPSA id g4sm18423878pgn.45.2021.07.12.04.36.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jul 2021 04:36:50 -0700 (PDT) Date: Mon, 12 Jul 2021 19:36:46 +0800 From: Leo Yan To: Suzuki K Poulose Cc: Mathieu Poirier , Mike Leach , Alexander Shishkin , coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2] coresight: tmc-etr: Speed up for bounce buffer in flat mode Message-ID: <20210712113646.GD704210@leoy-ThinkPad-X240s> References: <20210710070115.462674-1-leo.yan@linaro.org> <20210712110916.GB704210@leoy-ThinkPad-X240s> <5f3148bf-3efa-5866-b426-8bab4eb40282@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <5f3148bf-3efa-5866-b426-8bab4eb40282@arm.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jul 12, 2021 at 12:17:04PM +0100, Suzuki Kuruppassery Poulose wrote: [...] > > I am doubt why you conclude "always start tracing at the beginning of > > the buffer"? I read the driver but cannot find any code in the driver > > to reset rrp and rwp after fetching the trace data, or there have any > > implict operation to reset pointers? > > The ETR is always programmed with the base address of the "ETR" buffer, > which is *not the same* as the perf ring buffer, since we always do > double buffering. We do not program the RRP/RWP of the ETR (except > for the SoC-600, where it is mandatory and we set them to the base > address). Thus there is no context associated with the ETR buffer. > But at the end of the run, we do read the RRP/ RWP to figure out > where the ETR has reached. > > As for reseting the RRP / RWP, at the beginning of a session, is > done implicitly for the ETR (except for SoC-600 ETRs as explained > above) by the hardware to the base address. Yes, I finally matched your description with the code. Will respin patch for this. Thanks for confirmation! Leo