Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp3247105pxv; Mon, 12 Jul 2021 12:47:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxKWyF6TLuUN1ep6kPW4MJuUs7Oc23SV463qAIGkWGOidXH8BMfhfQF9VE13FGqCMW14o/5 X-Received: by 2002:a50:f0d4:: with SMTP id a20mr617408edm.354.1626119220017; Mon, 12 Jul 2021 12:47:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626119220; cv=none; d=google.com; s=arc-20160816; b=hdq098m6xwr7vD9Yb0sEawhS47TvsgXqJxRCB0T8Upm6zwplv5KJiqGghoNFLw7jrO MXi8H1F8yd4MhRGTD37V2Ih/OhUmUgBwgnFniqn0/XkH17N/xlgRW5YuBdz0AR19UnA1 GLlIXVztDpN/Aduhu/04FeFnLZCtG04+nwbRVQFNPG+JDhz2MKs+hLl69MYYLuw1XlTM 2Ec9hvkjsrrNRd5pydetl9jWLjODXyO/tHeSqEzvI2VuTE7S9woJ/ugvnx48lx54vNnJ QKh0RsaJjMZ97TBfL4PbMDmIsP7aSETG8pWqx06hEhH4mZrd/6cmyxDFmQVnPRwZUES/ LOrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=E9+yhFyBm9LCg5PsyOj2wOc6EgO745XWDGF4lWYDWnY=; b=cE8t4jmtoyeho1hme0rR4br1QruG5FuCyTySBZyQbndw21JluphnaHKIpQynmvbUEl LsjIHfiYA14FA3ZQzyjNyGux57INDjDrtnCl8tezYofqsT3AfJ9oXkYF04HGu5D0CMwQ CWL1MNxKo4SVGGytTk4jMb7K679jdpYWGQQgMroHChCvpxXlI5iyn4jnN7smWJzMV7r4 XkgO8scuQfljfi54vfBadxr1U53KY6ZxomCoY+YfCPDJPiGqv4Pk1UqOGoTx4Q8+SfsH YV34UT5sgw+a1JwJIu4J4JXkCTV8N33/bdSx+AVSYY6Qw1iAAVP4ylYjqGjGIy9dMxnn wJAw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 8si15663567ejl.292.2021.07.12.12.46.37; Mon, 12 Jul 2021 12:47:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236558AbhGLTrk (ORCPT + 99 others); Mon, 12 Jul 2021 15:47:40 -0400 Received: from relmlor1.renesas.com ([210.160.252.171]:53010 "EHLO relmlie5.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S236437AbhGLTrk (ORCPT ); Mon, 12 Jul 2021 15:47:40 -0400 X-IronPort-AV: E=Sophos;i="5.84,234,1620658800"; d="scan'208";a="87419173" Received: from unknown (HELO relmlir6.idc.renesas.com) ([10.200.68.152]) by relmlie5.idc.renesas.com with ESMTP; 13 Jul 2021 04:44:50 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir6.idc.renesas.com (Postfix) with ESMTP id 88CE440E0116; Tue, 13 Jul 2021 04:44:47 +0900 (JST) From: Lad Prabhakar To: Geert Uytterhoeven , Rob Herring , Linus Walleij , Magnus Damm , Michael Turquette , Stephen Boyd Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH v2 5/5] arm64: dts: renesas: rzg2l-smarc: Add scif0 pins Date: Mon, 12 Jul 2021 20:44:22 +0100 Message-Id: <20210712194422.12405-6-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210712194422.12405-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20210712194422.12405-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add scif0 pins in pinctrl node and update the scif0 node to include pinctrl property. Signed-off-by: Lad Prabhakar Reviewed-by: Biju Das --- arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi b/arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi index adcd4f50519e..0987163f25ee 100644 --- a/arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi +++ b/arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi @@ -6,6 +6,7 @@ */ #include +#include / { aliases { @@ -22,6 +23,15 @@ clock-frequency = <24000000>; }; +&pinctrl { + scif0_pins: scif0 { + pinmux = , /* TxD */ + ; /* RxD */ + }; +}; + &scif0 { + pinctrl-0 = <&scif0_pins>; + pinctrl-names = "default"; status = "okay"; }; -- 2.17.1