Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp251916pxv; Wed, 14 Jul 2021 03:13:41 -0700 (PDT) X-Google-Smtp-Source: ABdhPJytTsKXumRlQn7QL6DT2SofvV5c0CNl0huB9Pp635GT2xoENCG6fflkOpkl8py0VzHzoUuS X-Received: by 2002:a17:907:3d86:: with SMTP id he6mr11767017ejc.440.1626257621177; Wed, 14 Jul 2021 03:13:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626257621; cv=none; d=google.com; s=arc-20160816; b=FQRKs4r+CWdR2Aq5qvOsI/8zR2gG+ea6A36wOIUDAfRSQ/EL72b1xMwDx1OI6bKNfR Ujq9N5ECIzepDCtaOhzX9/nqgmFAjfQ9RgQITp/Su6V8hWq0tHnRZu0YeCRaruUMOGn+ zxXlrzdUCOqwYO/KcPfmyOr1NCC6ykt+u1m/2MJugagzU7pl3Z/SDEi6ALV2IjPnBI9Y 0pFFQgr9RdS8cxHltKMGXg806CP4lG+drBYF995a1m6E7W7dw87iD1NyM3exKHQ8eALU YljHT0Vq6bDLO6yWgbj0z7bVr4hBDDJLcWdvkYDP0kXg4OkWdjDcAqunj7vPWTSltU3R HFuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=Zt+fb6oV14celLlBvYTsnVYOvsmJ/S8qLhdcCO4Ke7E=; b=qqhUzJe9nlwxZm/0l0l8TQEJFXN+UwRiGpM+CNEZe3IyWqrV+oQTD87tu2IyU3Epm9 ibwZva7ojpzSG6fuKm5h/qqJTfIJSaIdOUg9WGfGvdbhAsKuwuYgAq4rC+xL9OdvdifE 4hnY469jRr3LKoawBECIoJBQcK30fnQsyFi60/oQMqiIfY+fuQwlDaraXzyfs/h5VXJo dLrximaz5co60SJ6/LeWY8//HcvRyqXArd89yl8yitBidPrqow7Pfh8KKmpP9EDB8bo+ 3bK6gJACr6ZKxckcpfeGbTdb9lx8/lluMIH4gITJmhEwAjmzZm3gVAoyr8BslVwuhnPh 2fBg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f22si2236224ejj.660.2021.07.14.03.13.17; Wed, 14 Jul 2021 03:13:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239095AbhGNKOv (ORCPT + 99 others); Wed, 14 Jul 2021 06:14:51 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:50698 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239067AbhGNKOr (ORCPT ); Wed, 14 Jul 2021 06:14:47 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: eballetbo) with ESMTPSA id D27C71F42DCA From: Enric Balletbo i Serra To: linux-kernel@vger.kernel.org Cc: chunkuang.hu@kernel.org, hsinyi@chromium.org, kernel@collabora.com, drinkcat@chromium.org, eizan@chromium.org, linux-mediatek@lists.infradead.org, matthias.bgg@gmail.com, jitao.shi@mediatek.com, Philipp Zabel , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 4/7] arm64: dts: mt8173: Add the mmsys reset bit to reset the dsi0 Date: Wed, 14 Jul 2021 12:11:38 +0200 Message-Id: <20210714121116.v2.4.I7bd7d9a8da5e2894711b700a1127e6902a2b2f1d@changeid> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210714101141.2089082-1-enric.balletbo@collabora.com> References: <20210714101141.2089082-1-enric.balletbo@collabora.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Reset the DSI hardware is needed to prevent different settings between the bootloader and the kernel. Signed-off-by: Enric Balletbo i Serra --- (no changes since v1) arch/arm64/boot/dts/mediatek/mt8173.dtsi | 2 ++ include/dt-bindings/reset/mt8173-resets.h | 2 ++ 2 files changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi index a3de6374d495..2ac77d47bf81 100644 --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi @@ -1036,6 +1036,7 @@ mmsys: syscon@14000000 { assigned-clocks = <&topckgen CLK_TOP_MM_SEL>; assigned-clock-rates = <400000000>; #clock-cells = <1>; + #reset-cells = <1>; mboxes = <&gce 0 CMDQ_THR_PRIO_HIGHEST>, <&gce 1 CMDQ_THR_PRIO_HIGHEST>; mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>; @@ -1261,6 +1262,7 @@ dsi0: dsi@1401b000 { <&mmsys CLK_MM_DSI0_DIGITAL>, <&mipi_tx0>; clock-names = "engine", "digital", "hs"; + resets = <&mmsys MT8173_MMSYS_SW0_RST_B_DISP_DSI0>; phys = <&mipi_tx0>; phy-names = "dphy"; status = "disabled"; diff --git a/include/dt-bindings/reset/mt8173-resets.h b/include/dt-bindings/reset/mt8173-resets.h index ba8636eda5ae..6a60c7cecc4c 100644 --- a/include/dt-bindings/reset/mt8173-resets.h +++ b/include/dt-bindings/reset/mt8173-resets.h @@ -27,6 +27,8 @@ #define MT8173_INFRA_GCE_FAXI_RST 40 #define MT8173_INFRA_MMIOMMURST 47 +/* MMSYS resets */ +#define MT8173_MMSYS_SW0_RST_B_DISP_DSI0 25 /* PERICFG resets */ #define MT8173_PERI_UART0_SW_RST 0 -- 2.30.2