Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp537516pxv; Wed, 14 Jul 2021 09:29:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxs1ipi/A0rKnpI559o9x9iOkwyYjn/q1WXRroCPejpsgnhw4s0SNOplD8++h7OFF5G271B X-Received: by 2002:a6b:7719:: with SMTP id n25mr7714401iom.37.1626280184348; Wed, 14 Jul 2021 09:29:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626280184; cv=none; d=google.com; s=arc-20160816; b=iR8Y90bRJqC/3N8iUOjOn5A91/38oPqfIWV02wxpqSo1PWfNuVi6CnohvkaeVrZ2Eq DFENYkV7AhI8h5f/h4V+jVkerWqGfWCvfrfIlwtoMweRytOPxOgSuTJBFJA062MkI0NM 5Txgm3EZYQ+DIWu75/bWw85Q81emCO1z22L4ateI2N33oNJLiClwE+0MnQQnV/DLJCfn TXTjsVKxa2GSIPrC5G11AHHKOJyYnB4/9+2yMcabbz4Hnj0IHlHLEBRry9riRV3jUa13 z5CzfJDfBoc1kEu/eke0wgw+2Sf/oC043WizboUiPk64vQ5FRcx0Z86HMHPNV9PKPhOP /cEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=zFogal56+5VzoMhhb7Ry/HoN4yIF0xXrIgUmAs09/Ng=; b=mX0Eo6HuElc21MLRKcLk73mRItH9F5XDlMJKD9V5oMQYAqxdHbvbvfIaso96nBqUDY VMTTLl6zSZcDa/hpNgv+UcmatqbRT2ym5vvtb0+irFMs3qEtkDbkqslOYEHx75hKh/zj OWQVxBIdj2g+5DnBNBF/wndPSdZRbWX01bqeW8wdxBsoti/dUX6UyRYJlzw7uETbX2wG ZrFmSGJ0mmTQV8Iz/+AwiJ8N7SNxzuck8fQbStFYUKWZxmm8VmDpXV+lDh0ZOws5ZaNi HjKDS/0MNpNL3oPtM3lNxjXQ7AqxZ6cnHkpyOohtuS4cjcjepdH+bParnBS7ThQJvyBm E6gw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="Yuztd/HC"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p8si2540608ilm.89.2021.07.14.09.29.29; Wed, 14 Jul 2021 09:29:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="Yuztd/HC"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232392AbhGNQbe (ORCPT + 99 others); Wed, 14 Jul 2021 12:31:34 -0400 Received: from mail.kernel.org ([198.145.29.99]:47372 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229576AbhGNQbd (ORCPT ); Wed, 14 Jul 2021 12:31:33 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 76DF861377; Wed, 14 Jul 2021 16:28:41 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1626280122; bh=zFogal56+5VzoMhhb7Ry/HoN4yIF0xXrIgUmAs09/Ng=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=Yuztd/HCEv2nl+0zA9Bpkj9BqVlK0EKI5kYmyLN4bmllexBJLOXkXUXR6G5NW1aMH 45RJud20VaiMsbxVes4ZwZhnQT0+lP6lMzvNY41kD3K0pHz5tgtmJWT3HC+Fec61kh MxQ+CBgbclSto3VPPC8yiGV/RsdrWtJ/zXeVOdEiND+VpwRcljPkJP46XG16/dct7+ 1FwqxTkzBkzTX8tK0MWsiNo7x28iCjKb0Bx7xyzY+oQqgILDvJK5iryIuGW6Oj0z5B QKTAAb9ci5C8gJFenH/uky7Ou8J27jQWyXAkz5w5F8H8ukru5Mf701wmFViffOjiSB PPKun2v3BD/vw== Date: Wed, 14 Jul 2021 17:28:05 +0100 From: Mark Brown To: "Nandan, Apurva" Cc: linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org, Pratyush Yadav , Vignesh Raghavendra Subject: Re: [PATCH 1/2] spi: cadence-quadspi: Disable Auto-HW polling Message-ID: <20210714162805.GE4719@sirena.org.uk> References: <20210713125743.1540-1-a-nandan@ti.com> <20210713125743.1540-2-a-nandan@ti.com> <20210713182550.GG4098@sirena.org.uk> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha512; protocol="application/pgp-signature"; boundary="mR8QP4gmHujQHb1c" Content-Disposition: inline In-Reply-To: X-Cookie: C for yourself. User-Agent: Mutt/1.10.1 (2018-07-13) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --mR8QP4gmHujQHb1c Content-Type: text/plain; charset=us-ascii Content-Disposition: inline On Wed, Jul 14, 2021 at 06:52:12PM +0530, Nandan, Apurva wrote: > On 13-Jul-21 11:55 PM, Mark Brown wrote: > > On Tue, Jul 13, 2021 at 12:57:41PM +0000, Apurva Nandan wrote: > >> cadence-quadspi controller doesn't allow an address phase when > >> auto-polling the busy bit on the status register. Unlike SPI NOR > > Would it not be better to only disable this on NAND rather than > > disabling it completely? > I am not sure how it is possible currently in the controller, could you > please suggest a way? Also, should we have this logic of checking flash > device type in the cadence-quadspi controller? SPI controller should be > generic to all flash cores right? Surely the controller can tell if an address phase (or other unsupported feature) is present? > In my opinion, it shouldn't harm as spi-nor core doesn't depend on HW > polling anyways and auto-HW polling is a minor overhead. Flash stuff seems to quite often end up happening when the system is heavily loaded for other reasons, it's much more of an issue with things that are done more with PIO but still seems useful to avoid having to poll in software, either it'll reduce CPU load or reduce latency and increase throughput. --mR8QP4gmHujQHb1c Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQEzBAABCgAdFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAmDvEJQACgkQJNaLcl1U h9AxFQf/WTaUN7hfuj94ba7jlHJH48lJ0H/pxdhV7O4Iy77V2V9LWohjaYuw7ZKh syOb2yUT6S2QpNo7nPuW3BQoGkDB0jvQnLmy/jzzKW6K6qU/fGEkzPpn6WX6tA3A +KW0mKB5W4r3zgVbPK4+ieduJ1QehvuE5QpnPiEDjl22wIz5rTMASiSUyOstwv+/ iViSM2i9TL2CvmXs45F33W2AizBA658lw3VfuxDh9q1tFI3scKDoQCS5fHH2f4bK P7kZgEiMeg5ZRj4Aeo/v1EkyQPkybonKTenhlZio/D8Nv7wl/hvWN9AwegeMDMta IjCoUE/O4YdqTJ+t52NiCEbztMZsVQ== =dalX -----END PGP SIGNATURE----- --mR8QP4gmHujQHb1c--