Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp672385pxv; Wed, 14 Jul 2021 12:41:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzmsOV9wh5Vf0Gttn2qNXHFd6KcwyCVXZcLzDrR0PJQJnNEjN9mYKGKYVyEHKypEtsJJfeR X-Received: by 2002:a17:906:1487:: with SMTP id x7mr13840970ejc.456.1626291675038; Wed, 14 Jul 2021 12:41:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626291675; cv=none; d=google.com; s=arc-20160816; b=qxlJosl7P6o8gNGvoEBxp9qOAbErouKvGNy5oTJ0VDGLGtQrRda1O5Q1qIxVIdOZrs gMje/SbJtqBE/UPWduHqEh5fZ/HUG2bTYxkQGhNmq/WrjFdp12YLp/td1xCZacx6D+VN 36JC6SXiJSkIvV477p59n8YntCGiXCayRutgmiXSU9u7xBWpGucM5c/uWcixcGZf7Kvo qm9D7LGzABjUuiPwExAcQKPE74bC18ry7NaeLBgRXBdzm1R2DAUEGW4Cv3eE5rJ4Q4+g jkFf6wfHR6Iq4UBrEDgHFn7L9JLSzeX6hwFYVxgjKSN5LCv0xgu7ibgsHfhHY/HMyERB CFdQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=ndDSltNjitl0WRr2g2mat6sF/Ks0XC2GdwpHjWHTfJk=; b=EgGJR45BVWygppahmYwsmCdGroylXieDP/D8HNKhrBUTn208yKCxAPh0JJNC9d662P WtnQttFcOvsMjIfmkIyF55fU/GD1a+eVP5iL1rBA/e6I0tbUa6CkaoGlHHLPCM5KtZrG cZHZ+wW13itkLAs9FGpyiUOGQz8C62Q+/3/Grr4nGo7ogNT8mCUulSBbAYMwMCq4JuQD ahDEtqmNBV4Dj6EXGnS/9S20oeR2vIySfLeTdJTINUSnXGxVnGK+1KpiDThjw5tYFBy0 BEnUbGFqBVX/izW9sLjig0r36TsySmbUFMV0AXBre0ClKjigZTxtdqd85j59HsIln99I 6Edw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=gJQSwH6F; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 4si3663890ejr.388.2021.07.14.12.40.51; Wed, 14 Jul 2021 12:41:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=gJQSwH6F; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232185AbhGNTlT (ORCPT + 99 others); Wed, 14 Jul 2021 15:41:19 -0400 Received: from mail.kernel.org ([198.145.29.99]:35462 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231759AbhGNTlL (ORCPT ); Wed, 14 Jul 2021 15:41:11 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 3A619613D1; Wed, 14 Jul 2021 19:38:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1626291499; bh=xUecBqJ6Qsd48cTtjklIjPHLt+ZODrdcR0uySmF114A=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=gJQSwH6F+Nl+c1OYtHDb9dSCaqZc3rITxycjlZ7cGpj9/7nUHW6byxBcVhX/R/SWt thDYG91HsRFnEJWpJ+VZMsw0gG8VGCWI6FptRn83rpvSAcjSYou5e8ZBY4ytgk2JT4 Jn6reb8ew82VQA80gptBhZooDMs/NTDcG9+7qKbnn9uEuvmievkC0z13tEYoX/VxSn 2kXiRKo0e68e5az/oxa09++ka2Hm/xIPNYQif1Ee05E0K1cOEcVDEmL2lTEIaIzXdx q/csJqX0dSJ80Wly7Z7tJ2zqw+BDSL6eqSywaCXDZJprovfO4zl3VBblpDUirWFBf7 NkIK+qREg6c4w== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Elaine Zhang , Enric Balletbo i Serra , Johan Jonker , Heiko Stuebner , Sasha Levin , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org Subject: [PATCH AUTOSEL 5.13 012/108] arm64: dts: rockchip: Fix power-controller node names for px30 Date: Wed, 14 Jul 2021 15:36:24 -0400 Message-Id: <20210714193800.52097-12-sashal@kernel.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210714193800.52097-1-sashal@kernel.org> References: <20210714193800.52097-1-sashal@kernel.org> MIME-Version: 1.0 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Elaine Zhang [ Upstream commit d5de0d688ac6e0202674577b05d0726b8a6af401 ] Use more generic names (as recommended in the device tree specification or the binding documentation) Signed-off-by: Elaine Zhang Reviewed-by: Enric Balletbo i Serra Signed-off-by: Johan Jonker Link: https://lore.kernel.org/r/20210417112952.8516-6-jbx6244@gmail.com Signed-off-by: Heiko Stuebner Signed-off-by: Sasha Levin --- arch/arm64/boot/dts/rockchip/px30.dtsi | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi index 09baa8a167ce..2b43c3d72dd9 100644 --- a/arch/arm64/boot/dts/rockchip/px30.dtsi +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi @@ -244,20 +244,20 @@ power: power-controller { #size-cells = <0>; /* These power domains are grouped by VD_LOGIC */ - pd_usb@PX30_PD_USB { + power-domain@PX30_PD_USB { reg = ; clocks = <&cru HCLK_HOST>, <&cru HCLK_OTG>, <&cru SCLK_OTG_ADP>; pm_qos = <&qos_usb_host>, <&qos_usb_otg>; }; - pd_sdcard@PX30_PD_SDCARD { + power-domain@PX30_PD_SDCARD { reg = ; clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>; pm_qos = <&qos_sdmmc>; }; - pd_gmac@PX30_PD_GMAC { + power-domain@PX30_PD_GMAC { reg = ; clocks = <&cru ACLK_GMAC>, <&cru PCLK_GMAC>, @@ -265,7 +265,7 @@ pd_gmac@PX30_PD_GMAC { <&cru SCLK_GMAC_RX_TX>; pm_qos = <&qos_gmac>; }; - pd_mmc_nand@PX30_PD_MMC_NAND { + power-domain@PX30_PD_MMC_NAND { reg = ; clocks = <&cru HCLK_NANDC>, <&cru HCLK_EMMC>, @@ -278,14 +278,14 @@ pd_mmc_nand@PX30_PD_MMC_NAND { pm_qos = <&qos_emmc>, <&qos_nand>, <&qos_sdio>, <&qos_sfc>; }; - pd_vpu@PX30_PD_VPU { + power-domain@PX30_PD_VPU { reg = ; clocks = <&cru ACLK_VPU>, <&cru HCLK_VPU>, <&cru SCLK_CORE_VPU>; pm_qos = <&qos_vpu>, <&qos_vpu_r128>; }; - pd_vo@PX30_PD_VO { + power-domain@PX30_PD_VO { reg = ; clocks = <&cru ACLK_RGA>, <&cru ACLK_VOPB>, @@ -301,7 +301,7 @@ pd_vo@PX30_PD_VO { pm_qos = <&qos_rga_rd>, <&qos_rga_wr>, <&qos_vop_m0>, <&qos_vop_m1>; }; - pd_vi@PX30_PD_VI { + power-domain@PX30_PD_VI { reg = ; clocks = <&cru ACLK_CIF>, <&cru ACLK_ISP>, @@ -312,7 +312,7 @@ pd_vi@PX30_PD_VI { <&qos_isp_wr>, <&qos_isp_m1>, <&qos_vip>; }; - pd_gpu@PX30_PD_GPU { + power-domain@PX30_PD_GPU { reg = ; clocks = <&cru SCLK_GPU>; pm_qos = <&qos_gpu>; -- 2.30.2