Received: by 2002:a05:6a10:f3d0:0:0:0:0 with SMTP id a16csp673262pxv; Wed, 14 Jul 2021 12:42:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzrNWnQyTiuSD7YIXzxBDMZqAM3FNSjDDmScnn8l1/yYjukBNKr2U1YNNoAfCFzUYFLNGCw X-Received: by 2002:a17:906:fb90:: with SMTP id lr16mr14187424ejb.541.1626291756618; Wed, 14 Jul 2021 12:42:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626291756; cv=none; d=google.com; s=arc-20160816; b=SC0AujaaO0WFITNwwwHmpRthawjVois/IcqmT9brWB8k3u04eJzflJ0qKBR5X0jxA8 fKHEpK5Te7byS72OR3HB5m3JUiI4lESmSFcpKm3tZIUEH05CxhloLDvAA6NFFvJl5PQv e9wulhVTENuXJrzrIWAo6Jjq+6TZ9Ei+EAB23vz35rZve5fpuFy5y/b4vWUplTV2AYt1 eAoDT9aB1GRQwcxCF02VbnZrip1+QRumKMB0iugm/fj+9jSaopR7ixS8+SqGj5zhEb/D zF2Io/xIx6Bn6zdKsn1M8mckQ1ifblXC2s46iK6JVQDOIi0ZqMkXn6d+9v5iVEsIoClF 5JRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=h4ku+y/Oayu9bqfEu3qEi9iJNBdGx+Y3CkddUPRnkOQ=; b=ikx/yQe0xSlRqat+yXIoEEoVu47SQYXA7TVyXJnB4yY6Py2RA5aSkpWhl97lkNtEnQ gy3r/dS/19dX/lYrHfRXAHeqY9AmW85z9++rYF5uKyn5yKJvKKiO5GSuZtYSuohG/ls2 qipRBSXfp4aa/KtW5YkwTh2qFGkzuPhHpMDM7TqaG0oFrNu2fPvf5md/21+ACpa0Ei/M pr/SVJo4sYYRNC2QZI0O/SyABadwqVGo3zJjIkFGQZNav/r+C9+577f2xRbvMiiCHbli h2/9NCI7sIsZvuTTed4JlWIveP0aggX4vn6ZmXxnlmQvtWUi6qWfCMsxf1kPnfrm3de+ 5qJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=gOWPhPYY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 10si3474777eji.282.2021.07.14.12.42.13; Wed, 14 Jul 2021 12:42:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=gOWPhPYY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235457AbhGNTnY (ORCPT + 99 others); Wed, 14 Jul 2021 15:43:24 -0400 Received: from mail.kernel.org ([198.145.29.99]:37648 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234188AbhGNTmX (ORCPT ); Wed, 14 Jul 2021 15:42:23 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id D094C613E9; Wed, 14 Jul 2021 19:39:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1626291570; bh=3pK9CHN9eOMA5FY995eRPwXmbTB47QUZ9Zfs19L9J2Y=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=gOWPhPYY1/XoCHrbobX7kECYGNwYpNYuMsIJEktTtXcMFrXs/4Z/6yan9fv4NWwYe RpxuofIDWfgZi+lekgPMwB7S3VJWXQFx9fKXV8L2nLwdqZ2cN5vDViq3xZA+dll/p7 y7ETxdwdvxALi/rBRNnFBl6X+hwqI4wZVWM4ZvvmijpW0AI+/9xtOaWsy0cR7zyAGv 63tmiCqa9GojlNKTkGVZ4l7uxhQb/RkIlIs8/jw8V/gydwN36CLV1AKRhwOd57rRoU O3HO2V8sGc3726Jmf4O3mur3TWRgpHCXUoIE6m4Cqj+d5DUhg8pGHmisGfgfFe8aET WbSNzdXA0ByxQ== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Alexandre Torgue , Fabrice Gasnier , Sasha Levin , devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org Subject: [PATCH AUTOSEL 5.13 062/108] ARM: dts: stm32: fix timer nodes on STM32 MCU to prevent warnings Date: Wed, 14 Jul 2021 15:37:14 -0400 Message-Id: <20210714193800.52097-62-sashal@kernel.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210714193800.52097-1-sashal@kernel.org> References: <20210714193800.52097-1-sashal@kernel.org> MIME-Version: 1.0 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Alexandre Torgue [ Upstream commit 2388f14d8747f8304e26ee870790e188c9431efd ] Prevent warning seen with "make dtbs_check W=1" command: Warning (avoid_unnecessary_addr_size): /soc/timers@40001c00: unnecessary address-cells/size-cells without "ranges" or child "reg" property Reviewed-by: Fabrice Gasnier Signed-off-by: Alexandre Torgue Signed-off-by: Sasha Levin --- arch/arm/boot/dts/stm32f429.dtsi | 8 -------- arch/arm/boot/dts/stm32f746.dtsi | 8 -------- arch/arm/boot/dts/stm32h743.dtsi | 4 ---- 3 files changed, 20 deletions(-) diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index 41e0087bdbf9..8748d5850298 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -283,8 +283,6 @@ timer@11 { }; timers13: timers@40001c00 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-timers"; reg = <0x40001C00 0x400>; clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM13)>; @@ -299,8 +297,6 @@ pwm { }; timers14: timers@40002000 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-timers"; reg = <0x40002000 0x400>; clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM14)>; @@ -633,8 +629,6 @@ timer@8 { }; timers10: timers@40014400 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-timers"; reg = <0x40014400 0x400>; clocks = <&rcc 0 STM32F4_APB2_CLOCK(TIM10)>; @@ -649,8 +643,6 @@ pwm { }; timers11: timers@40014800 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-timers"; reg = <0x40014800 0x400>; clocks = <&rcc 0 STM32F4_APB2_CLOCK(TIM11)>; diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index e1df603fc981..72c1b76684b6 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -265,8 +265,6 @@ timer@11 { }; timers13: timers@40001c00 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-timers"; reg = <0x40001C00 0x400>; clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM13)>; @@ -281,8 +279,6 @@ pwm { }; timers14: timers@40002000 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-timers"; reg = <0x40002000 0x400>; clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM14)>; @@ -531,8 +527,6 @@ timer@8 { }; timers10: timers@40014400 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-timers"; reg = <0x40014400 0x400>; clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM10)>; @@ -547,8 +541,6 @@ pwm { }; timers11: timers@40014800 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-timers"; reg = <0x40014800 0x400>; clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM11)>; diff --git a/arch/arm/boot/dts/stm32h743.dtsi b/arch/arm/boot/dts/stm32h743.dtsi index 05ecdf9ff03a..6e42ca2dada2 100644 --- a/arch/arm/boot/dts/stm32h743.dtsi +++ b/arch/arm/boot/dts/stm32h743.dtsi @@ -485,8 +485,6 @@ trigger@2 { }; lptimer4: timer@58002c00 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-lptimer"; reg = <0x58002c00 0x400>; clocks = <&rcc LPTIM4_CK>; @@ -501,8 +499,6 @@ pwm { }; lptimer5: timer@58003000 { - #address-cells = <1>; - #size-cells = <0>; compatible = "st,stm32-lptimer"; reg = <0x58003000 0x400>; clocks = <&rcc LPTIM5_CK>; -- 2.30.2