Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp1353577pxv; Fri, 16 Jul 2021 07:30:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxsU2hYomtSHnYYudFBzzGRwtBGyoqA6NhfYbSYqq0pkB8YKVFYfmSShDXZwaxvSeYVXcRZ X-Received: by 2002:a05:6e02:12ea:: with SMTP id l10mr6887189iln.130.1626445854731; Fri, 16 Jul 2021 07:30:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626445854; cv=none; d=google.com; s=arc-20160816; b=jcIPGoZbOvkgEyFNpWSjx+/u/JGL2STvVNJhUe4MvpLvH5AnRDC9kX4aHev+7t0XdB tHnrqwo1Lo10ys3mouRhSUwfd0wpEIjHa89kDE6urNb3Jj+9JnhOJly8tPLCBA/vmbN7 7+f3YKr7Ei+jEsJsauXSS3Bj5Xl19zy3ygyzc0SsvKtT/vNiUSqAR5Y5BE+Df1bv/8U8 R/VwuttX8BU6JiKwD5CTj/X5W0RkdruiKgcI3QIikVPR00znAbkeggdd9kqZEngrG/+j BCrYXmOwuWJAdyLaSbBjhmlFjgFEunu0UeVZbnYg9kCLIp4Q4jQ+D37b1Qd+XQedGYGL N1Yg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :message-id:subject:cc:to:from:date:dkim-signature; bh=tPQUX3VJOocOUjMYYlZlvkznSfh5FzEZtY8K8grAxkk=; b=NRHN68067UrFEYMrjkgEG7G/YtM9v6QG+txLCs2YsymcUJz0b7fB7ahbcrb44mvSS3 SMJireZ8AFzgYiZAK596TVmGV/zFqJpPFcSRcQ97t1tvpZ0lZs5CC+LUw/EKZ2RLKoYv uP08TnpJkzhPb7Egn14F2/eH2Svs4hIMqRHLI7HdpGjvRWZhd0e32DZ35+f1QZRFj/aV WWve3oBkoTqbPezD1bdrBqU+/UM4hRH/DLIPVn6s2PGZXxq825WFp2I86/8oou0bnPNb xcDIOGM5lOe8ik+Xr7+9+WDrxFLGMSfwJ7of/0iopx86ZOjHMRr4tRyfcRgtUfF5zWNN GV3A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=L+iju3E9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z10si92735ioq.37.2021.07.16.07.30.40; Fri, 16 Jul 2021 07:30:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=L+iju3E9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239803AbhGPOcp (ORCPT + 99 others); Fri, 16 Jul 2021 10:32:45 -0400 Received: from mail.kernel.org ([198.145.29.99]:60058 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232988AbhGPOco (ORCPT ); Fri, 16 Jul 2021 10:32:44 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 92222608FE; Fri, 16 Jul 2021 14:29:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1626445789; bh=VPwtDfFzlw2mMjhZCIjf8rYJAIRLSJ0qqv+tfTiMLqQ=; h=Date:From:To:Cc:Subject:In-Reply-To:From; b=L+iju3E9TjfAX40sCXr1w6l/1yhGm39A5FS/30uSaeW+Lsq2rZnATy/faAaI4Kg8X xAkgX1Y1p0mPS9uEfa/w7+9kHyEoJYSSOtJXGRdEZVF9UnUSkq18TmtGQAkrBEWvqg 86Vmyc2ZYHn99ZraEakry6E1C95TOLwCVv41apVGUg+0qq46jQL1haF7ewlajB6Mzx HtOjG8VbLvrXkR9n9nZeoKW/LuqYXA0mbInPJj9uKB3xFoyOhkrv2+8i89jST2NyBX P49d4jE8pbMzeA/lM2o0mIyKrxwXoeIXlfaQo9GEYTt40Juxw3CnF3AMiVom58ksud 4SF1jo27uR/2g== Date: Fri, 16 Jul 2021 09:29:48 -0500 From: Bjorn Helgaas To: Prasad Malisetty Cc: agross@kernel.org, bjorn.andersson@linaro.org, bhelgaas@google.com, robh+dt@kernel.org, swboyd@chromium.org, lorenzo.pieralisi@arm.com, svarbanov@mm-sol.com, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org, dianders@chromium.org, mka@chromium.org, vbadigan@codeaurora.org, sallenki@codeaurora.org, linux-pci@vger.kernel.org Subject: Re: [PATCH v4 0/4] Add DT bindings and DT nodes for PCIe and PHY in SC7280 Message-ID: <20210716142948.GA2098168@bjorn-Precision-5520> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1626443927-32028-1-git-send-email-pmaliset@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org [+cc linux-pci] On Fri, Jul 16, 2021 at 07:28:43PM +0530, Prasad Malisetty wrote: > Changes in v4 as suggested by Bjorn: > > * Changed pipe clk mux name as gcc_pcie_1_pipe_clk_src. > * Changed pipe_ext_src as phy_pipe_clk. > * Updated commit message for [PATCH v4 4/4]. > > > Changes in v3: > * Changed pipe clock names in dt bindings as pipe_mux and phy_pipe. > * Moved reset and NVMe GPIO pin configs into board specific file. > * Updated pipe clk mux commit message. > > Changes in v2: > * Moved pcie pin control settings into IDP file. > * Replaced pipe_clk_src with pipe_clk_mux in pcie driver > * Included pipe clk mux setting change set in this series > > Prasad Malisetty (4): > dt-bindings: pci: qcom: Document PCIe bindings for SC720 > arm64: dts: qcom: sc7280: Add PCIe and PHY related nodes > arm64: dts: qcom: sc7280: Add PCIe nodes for IDP board > PCIe: qcom: Add support to control pipe clk src > > .../devicetree/bindings/pci/qcom,pcie.txt | 17 +++ > arch/arm64/boot/dts/qcom/sc7280-idp.dts | 38 +++++++ > arch/arm64/boot/dts/qcom/sc7280.dtsi | 125 +++++++++++++++++++++ > drivers/pci/controller/dwc/pcie-qcom.c | 22 ++++ $ ./scripts/get_maintainer.pl -f drivers/pci/controller/dwc/pcie-qcom.c tells you that linux-pci should be included. One reason that's important is because patchwork watches linux-pci for incoming patches, and I use patchwork as my to-do list.