Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp4169589pxv; Mon, 19 Jul 2021 19:09:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzJCkj9d2I2lKO7+nIGkBntv9DnJmUWhcfAeUjtdjR3bUmGhJ+/Pgyb5pCGPQbIlsUhk3Zi X-Received: by 2002:a50:cd86:: with SMTP id p6mr38298267edi.212.1626746841287; Mon, 19 Jul 2021 19:07:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626746841; cv=none; d=google.com; s=arc-20160816; b=cSNSSuztCkqRih92iCVN4RvvNZE3ccTaFPp10jPMVB4HqFVNL0FfGTWZZhpDLils7I Yp2VK1SBLZL1sr4y0XhIU31ww9L1duAUM002rx+nTw/ypjxHBcezfPhj7/R9VU7JX3OF KQN5cPOkt2mva3TEI0M/WW3UfqIeTz5g42M6JyfonWIC74Xi4nYRgBzL1zWdhriPA7rK VDGwnbyY3TGpMU3AqeMcKu8+YlG6bPSFr9vnVX77t/XXpY6p3ovseXOVUA7BOtyRVqfM aMjKW1cisChnsZ2Wrj86hDOWg3ipWmuR2RuV/muMT9IlsdilUdgJCbjgP3jnAGxNwKP4 BqUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=NgaJp7lUGF5jg+9jed6OaG1yDGfagtD6M4luCpkYtQ0=; b=vFk1iRTfqC1Botk/W5zkJRIZPMIkv2D/8ocNuAHkuVBVthelItv1ULhDLVoYE7OfpF aoqZqV7dOuLwny7Neude2q7dSqNQn+ICF35vOGdth9s56TzHRJgQ2rCgoQ3bPBobyAfL UYku19JtgqpUg+nLeDnMLvp+FEhJKHcVNemW4QgVJQS3oif6sYy9Nc9sxg+zAjSL0sYf hv0zBi9VZ8/bHtABvG/Stgxky1eyisS5hH2dhwn4L2/tPnzJpI9X/IXeDPAPwWyScGPz dadTCJXxJEpe47KyktZIO+W4y2e44Qw7U2zfTUpJlqrBsf/yIyLqKSyxlJ+AbZXEG7cI GYTQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x2si27404220ejy.385.2021.07.19.19.06.58; Mon, 19 Jul 2021 19:07:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242973AbhGTBGE (ORCPT + 99 others); Mon, 19 Jul 2021 21:06:04 -0400 Received: from mo-csw1514.securemx.jp ([210.130.202.153]:39028 "EHLO mo-csw.securemx.jp" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239460AbhGTBAi (ORCPT ); Mon, 19 Jul 2021 21:00:38 -0400 Received: by mo-csw.securemx.jp (mx-mo-csw1514) id 16K1ex4i005390; Tue, 20 Jul 2021 10:40:59 +0900 X-Iguazu-Qid: 34trVrK14ucJhjGiJJ X-Iguazu-QSIG: v=2; s=0; t=1626745259; q=34trVrK14ucJhjGiJJ; m=Oya6wUYGgRkFnZBYvcTTTizHb3L4LMBWBExjnqk/5/I= Received: from imx12-a.toshiba.co.jp (imx12-a.toshiba.co.jp [61.202.160.135]) by relay.securemx.jp (mx-mr1513) id 16K1evRR003637 (version=TLSv1.2 cipher=AES128-GCM-SHA256 bits=128 verify=NOT); Tue, 20 Jul 2021 10:40:58 +0900 Received: from enc02.toshiba.co.jp (enc02.toshiba.co.jp [61.202.160.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by imx12-a.toshiba.co.jp (Postfix) with ESMTPS id 2963E10008E; Tue, 20 Jul 2021 10:40:57 +0900 (JST) Received: from hop101.toshiba.co.jp ([133.199.85.107]) by enc02.toshiba.co.jp with ESMTP id 16K1euAt014420; Tue, 20 Jul 2021 10:40:56 +0900 Date: Tue, 20 Jul 2021 10:40:54 +0900 From: Nobuhiro Iwamatsu To: Rob Herring Cc: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, punit1.agrawal@toshiba.co.jp, yuji2.ishikawa@toshiba.co.jp, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v3 2/4] dt-bindings: clock: Add DT bindings for PLL of Toshiba Visconti TMPV770x SoC X-TSB-HOP: ON Message-ID: <20210720014054.fvgncx4dacojrl6q@toshiba.co.jp> References: <20210624034337.282386-1-nobuhiro1.iwamatsu@toshiba.co.jp> <20210624034337.282386-3-nobuhiro1.iwamatsu@toshiba.co.jp> <20210714192339.GA3052504@robh.at.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210714192339.GA3052504@robh.at.kernel.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Thanks for your review. On Wed, Jul 14, 2021 at 01:23:39PM -0600, Rob Herring wrote: > On Thu, Jun 24, 2021 at 12:43:35PM +0900, Nobuhiro Iwamatsu wrote: > > Add device tree bindings for PLL of Toshiba Visconti TMPV770x SoC series. > > > > Signed-off-by: Nobuhiro Iwamatsu > > --- > > .../clock/toshiba,tmpv770x-pipllct.yaml | 49 +++++++++++++++++++ > > 1 file changed, 49 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml > > > > diff --git a/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml b/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml > > new file mode 100644 > > index 000000000000..e88c9e4c4982 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml > > @@ -0,0 +1,49 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/clock/toshiba,tmpv770x-pipllct.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Toshiba Visconti5 TMPV770X PLL Controller Device Tree Bindings > > + > > +maintainers: > > + - Nobuhiro Iwamatsu > > + > > +description: > > + Toshia Visconti5 PLL controller which supports the PLLs on TMPV770X. > > + > > +properties: > > + compatible: > > + const: toshiba,tmpv7708-pipllct > > + > > + reg: > > + maxItems: 1 > > + > > + '#clock-cells': > > + const: 1 > > + > > + osc2-clk-frequency: > > + description: Frequency of the OSC2 oscillator. > > This is an external input? This should be a fixed-clock and this node > needs 'clocks' to connect it. OK, I will rewrite using fixed-clock. > > > + > > +required: > > + - compatible > > + - reg > > + - "#clock-cells" > > + - osc2-clk-frequency > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + soc { > > + #address-cells = <2>; > > + #size-cells = <2>; > > + > > + pipllct: pipllct@24220000 { > > clock-controller@... I will fix. > > > + compatible = "toshiba,tmpv7708-pipllct"; > > + reg = <0 0x24220000 0 0x820>; > > + #clock-cells = <1>; > > + osc2-clk-frequency = <20000000>; > > + }; > > + }; > > +... > > -- > > 2.32.0 > > > > > Best regards, Nobuhiro