Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp11197pxv; Wed, 21 Jul 2021 14:04:16 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwvJjWfKbU5K7tWZzhLpDsu6evjIxuxRujUeHgHY8k0FSiMLWvgHdRjlVaMSOeNxi9vcHJR X-Received: by 2002:a6b:f704:: with SMTP id k4mr28509828iog.191.1626901456395; Wed, 21 Jul 2021 14:04:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626901456; cv=none; d=google.com; s=arc-20160816; b=HYj5rJ+yuimICzk5Hw5nqKtJz/OJFv9lMJBiqXc1Ks3ZKedS3yGhDO57Es7Ax2Zxdk knA9HF1+KgTxMvFnEBjHtkIZxBSTchZh/KcAgzufqKyhCkcXDeU+aX2R8j/ap1UG/JLR NlTOgxszdYRxZcU8ZP27XBOq3PnAmOfgXdAKg7p9xY1LEoqPT3Rpe2yOv53ZJa9VLi6A jIthTnD+K1ST4kZCLWmaZW+SjBfeGY1u5KPDJUjpWrP6B6MtH9ycMPDralqACAkDENAj Q6FvfjOgMkpdYVurBqPhhtNo1Sd2YFCW7bbtYDO1fvL9I0ohutXdAaF6SrrMYBWnSuMz oQRg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:cc:to:subject:from:date; bh=SXhJal84Wcb+fVevTPtzEN5uQsicceoe83lm8iMavLk=; b=xo8G9njsskxNOyCoJJJmv89XQXs/2v+Z9iTW76El59RyUji9c9gYe7xEyez3XVJTUZ LpN8wqywIHwUiPUO3TTsaCWEfIVuThDVuilCnYLteQZxnVbw0deXtg4LNeMn8lghTQSR GpE+971Vl4ltobJFaqzPFvaLwEB0Iqzp3rfgFbMQl0NJCKlfpgEzLAvPNAcSl7fJcO+7 YPOtNjIXUUyer4J1RKf/yAByNyUfFk4UVx6syHLUOt0UhgYhJ0r7ysEdaD7RnOO4+oqG 4AJCes/KHEtuW81EPHHyjbavE2DZJZDdybXxAsf7Bc2GD7YwJLY7ZnnigjyjRHqj+QOk I4Jw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 10si27559414ilq.145.2021.07.21.14.04.04; Wed, 21 Jul 2021 14:04:16 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236413AbhGURFn convert rfc822-to-8bit (ORCPT + 99 others); Wed, 21 Jul 2021 13:05:43 -0400 Received: from aposti.net ([89.234.176.197]:46128 "EHLO aposti.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229943AbhGURFl (ORCPT ); Wed, 21 Jul 2021 13:05:41 -0400 Date: Wed, 21 Jul 2021 18:46:03 +0100 From: Paul Cercueil Subject: Re: [PATCH 1/6] iio/adc: ingenic: rename has_aux2 to has_aux_md To: citral23 Cc: jic23@kernel.org, lars@metafoo.de, linux-mips@vger.kernel.org, linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org, robh+dt@kernel.org, devicetree@vger.kernel.org, linux@roeck-us.net, contact@artur-rojek.eu Message-Id: In-Reply-To: <20210721105317.36742-2-cbranchereau@gmail.com> References: <20210721105317.36742-1-cbranchereau@gmail.com> <20210721105317.36742-2-cbranchereau@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1; format=flowed Content-Transfer-Encoding: 8BIT Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Christophe, Le mer., juil. 21 2021 at 12:53:12 +0200, citral23 a ?crit : > The purpose of this property is to set the AUX_MD bits if true, no to > describe the hardware. > Rename it to a more appropriate name. You could add that this change is needed to support the JZ4760 which has three AUX channels. > Signed-off-by: Christophe Branchereau Reviewed-by: Paul Cercueil Cheers, -Paul > --- > drivers/iio/adc/ingenic-adc.c | 10 +++++----- > 1 file changed, 5 insertions(+), 5 deletions(-) > > diff --git a/drivers/iio/adc/ingenic-adc.c > b/drivers/iio/adc/ingenic-adc.c > index 34c03a264f74..40f2d8c2cf72 100644 > --- a/drivers/iio/adc/ingenic-adc.c > +++ b/drivers/iio/adc/ingenic-adc.c > @@ -92,7 +92,7 @@ struct ingenic_adc_soc_data { > const int *battery_scale_avail; > size_t battery_scale_avail_size; > unsigned int battery_vref_mode: 1; > - unsigned int has_aux2: 1; > + unsigned int has_aux_md: 1; > const struct iio_chan_spec *channels; > unsigned int num_channels; > int (*init_clk_div)(struct device *dev, struct ingenic_adc *adc); > @@ -506,7 +506,7 @@ static const struct ingenic_adc_soc_data > jz4725b_adc_soc_data = { > .battery_scale_avail = jz4725b_adc_battery_scale_avail, > .battery_scale_avail_size = > ARRAY_SIZE(jz4725b_adc_battery_scale_avail), > .battery_vref_mode = true, > - .has_aux2 = false, > + .has_aux_md = false, > .channels = jz4740_channels, > .num_channels = ARRAY_SIZE(jz4740_channels), > .init_clk_div = jz4725b_adc_init_clk_div, > @@ -520,7 +520,7 @@ static const struct ingenic_adc_soc_data > jz4740_adc_soc_data = { > .battery_scale_avail = jz4740_adc_battery_scale_avail, > .battery_scale_avail_size = > ARRAY_SIZE(jz4740_adc_battery_scale_avail), > .battery_vref_mode = true, > - .has_aux2 = false, > + .has_aux_md = false, > .channels = jz4740_channels, > .num_channels = ARRAY_SIZE(jz4740_channels), > .init_clk_div = NULL, /* no ADCLK register on JZ4740 */ > @@ -534,7 +534,7 @@ static const struct ingenic_adc_soc_data > jz4770_adc_soc_data = { > .battery_scale_avail = jz4770_adc_battery_scale_avail, > .battery_scale_avail_size = > ARRAY_SIZE(jz4770_adc_battery_scale_avail), > .battery_vref_mode = false, > - .has_aux2 = true, > + .has_aux_md = true, > .channels = jz4770_channels, > .num_channels = ARRAY_SIZE(jz4770_channels), > .init_clk_div = jz4770_adc_init_clk_div, > @@ -581,7 +581,7 @@ static int ingenic_adc_read_chan_info_raw(struct > iio_dev *iio_dev, > > /* We cannot sample AUX/AUX2 in parallel. */ > mutex_lock(&adc->aux_lock); > - if (adc->soc_data->has_aux2 && engine == 0) { > + if (adc->soc_data->has_aux_md && engine == 0) { > bit = BIT(chan->channel == INGENIC_ADC_AUX2); > ingenic_adc_set_config(adc, JZ_ADC_REG_CFG_AUX_MD, bit); > } > -- > 2.30.2 >