Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp14334pxv; Wed, 21 Jul 2021 14:07:35 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzFlTlDn8/Y6ivV7l1tF9xJ3/QTPdZwWTc+4dWYhz1jeG0nTSk9xYxz1rvdllE9Kw11pfnp X-Received: by 2002:a92:c748:: with SMTP id y8mr23308788ilp.2.1626901576833; Wed, 21 Jul 2021 14:06:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626901576; cv=none; d=google.com; s=arc-20160816; b=PzZFBr0cM8m7dOdURulrEjeWaPR2OYhNEC00t71wFnQ/AxR1ACoJB4kEiwPrDDTw4q fkutHaWuB4+Z3fikl2/JtqV7JIko+VFZFQmJbu/1NqM9LrO+XSeAXOxSwjdSVXElyNOP +FctEU3dIzE/XrSMDqNnBuY/BI8NrQvLXQ6q28NIk8drzVqy9cmLH50wg+KpdhvTemkT Yl3+msWcX5Dw9TlzumwGoj+aRUoVKfbfZIlaO46Xmmtv9h/4q4BDZGd+2bLYCFsb8RVA TbdhEUWL4oWiQh5lrfUvxgO6lHq00+/7KqNYXB5u4aCjllBlce0Zpxa7nx4XUl9KOc+e 2pbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=EKcgidl3B3un+Iyox/duoD4UmI/EWlxtPkmg8v3WNSc=; b=VwJt7ZnynNrOhSdxYf0EYPwW8PaXFeqFKWt/gvgi6EqaMZeRzkZzye0rFEW1Y4+KG/ hYLlwNrUtwmpjYWhgwBXfCVi3zuhrjI9bz8WnvF6pBgA5mFapkCFASJGrO1FXRCgXTgF HYiJ5vJMglVZOtoWpaLGwNoGRrCPuAAo7ck83HcobMbfyA+mNCen8NFoZVW8ZFUyXJir bSJxGbUIHculgQbd397agCUxH9KfV0gg992BAoHwpe3gJrrUEkrVMye68BI0zq9ycPZN XdB35MlmTDpUkf1bcf+kNyevVF/eiQ9GCo1XjMZUOWJlQgftb0eTcPZDyJ/jFMmzAUIS O36A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r3si5716183jan.7.2021.07.21.14.06.05; Wed, 21 Jul 2021 14:06:16 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238706AbhGURlA (ORCPT + 99 others); Wed, 21 Jul 2021 13:41:00 -0400 Received: from foss.arm.com ([217.140.110.172]:33382 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237708AbhGURkd (ORCPT ); Wed, 21 Jul 2021 13:40:33 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id BEF8C11FB; Wed, 21 Jul 2021 11:21:09 -0700 (PDT) Received: from 010265703453.arm.com (unknown [10.57.36.146]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 4B93E3F694; Wed, 21 Jul 2021 11:21:08 -0700 (PDT) From: Robin Murphy To: joro@8bytes.org, will@kernel.org Cc: iommu@lists.linux-foundation.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, suravee.suthikulpanit@amd.com, baolu.lu@linux.intel.com, john.garry@huawei.com, dianders@chromium.org Subject: [PATCH 14/23] iommu: Introduce explicit type for non-strict DMA domains Date: Wed, 21 Jul 2021 19:20:25 +0100 Message-Id: <25ff384e3d21e4973a95713ee00aed2a2c68ae7d.1626888445.git.robin.murphy@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Promote the difference between strict and non-strict DMA domains from an internal detail to a distinct domain feature and type, to pave the road for exposing it through the sysfs default domain interface. Signed-off-by: Robin Murphy --- drivers/iommu/dma-iommu.c | 2 +- drivers/iommu/iommu.c | 6 +++++- include/linux/iommu.h | 6 ++++++ 3 files changed, 12 insertions(+), 2 deletions(-) diff --git a/drivers/iommu/dma-iommu.c b/drivers/iommu/dma-iommu.c index e28396cea6eb..b1af1ff324c5 100644 --- a/drivers/iommu/dma-iommu.c +++ b/drivers/iommu/dma-iommu.c @@ -1311,7 +1311,7 @@ void iommu_setup_dma_ops(struct device *dev, u64 dma_base, u64 dma_limit) * The IOMMU core code allocates the default DMA domain, which the * underlying IOMMU driver needs to support via the dma-iommu layer. */ - if (domain->type == IOMMU_DOMAIN_DMA) { + if (domain->type & __IOMMU_DOMAIN_DMA_API) { if (iommu_dma_init_domain(domain, dma_base, dma_limit, dev)) goto out_err; dev->dma_ops = &iommu_dma_ops; diff --git a/drivers/iommu/iommu.c b/drivers/iommu/iommu.c index e23d0c9be9db..8333c334891e 100644 --- a/drivers/iommu/iommu.c +++ b/drivers/iommu/iommu.c @@ -114,6 +114,7 @@ static const char *iommu_domain_type_str(unsigned int t) case IOMMU_DOMAIN_UNMANAGED: return "Unmanaged"; case IOMMU_DOMAIN_DMA: + case IOMMU_DOMAIN_DMA_FQ: return "Translated"; default: return "Unknown"; @@ -547,6 +548,9 @@ static ssize_t iommu_group_show_type(struct iommu_group *group, case IOMMU_DOMAIN_DMA: type = "DMA\n"; break; + case IOMMU_DOMAIN_DMA_FQ: + type = "DMA-FQ\n"; + break; } } mutex_unlock(&group->mutex); @@ -1942,7 +1946,7 @@ static struct iommu_domain *__iommu_domain_alloc(struct bus_type *bus, /* Assume all sizes by default; the driver may override this later */ domain->pgsize_bitmap = bus->iommu_ops->pgsize_bitmap; - if (type == IOMMU_DOMAIN_DMA && iommu_get_dma_cookie(domain)) { + if ((type & __IOMMU_DOMAIN_DMA_API) && iommu_get_dma_cookie(domain)) { iommu_domain_free(domain); domain = NULL; } diff --git a/include/linux/iommu.h b/include/linux/iommu.h index 007662b65474..56519110d43f 100644 --- a/include/linux/iommu.h +++ b/include/linux/iommu.h @@ -61,6 +61,7 @@ struct iommu_domain_geometry { #define __IOMMU_DOMAIN_DMA_API (1U << 1) /* Domain for use in DMA-API implementation */ #define __IOMMU_DOMAIN_PT (1U << 2) /* Domain is identity mapped */ +#define __IOMMU_DOMAIN_DMA_FQ (1U << 3) /* DMA-API uses flush queue */ /* * This are the possible domain-types @@ -73,12 +74,17 @@ struct iommu_domain_geometry { * IOMMU_DOMAIN_DMA - Internally used for DMA-API implementations. * This flag allows IOMMU drivers to implement * certain optimizations for these domains + * IOMMU_DOMAIN_DMA_FQ - As above, but definitely using batched TLB + * invalidation. */ #define IOMMU_DOMAIN_BLOCKED (0U) #define IOMMU_DOMAIN_IDENTITY (__IOMMU_DOMAIN_PT) #define IOMMU_DOMAIN_UNMANAGED (__IOMMU_DOMAIN_PAGING) #define IOMMU_DOMAIN_DMA (__IOMMU_DOMAIN_PAGING | \ __IOMMU_DOMAIN_DMA_API) +#define IOMMU_DOMAIN_DMA_FQ (__IOMMU_DOMAIN_PAGING | \ + __IOMMU_DOMAIN_DMA_API | \ + __IOMMU_DOMAIN_DMA_FQ) struct iommu_domain { unsigned type; -- 2.25.1