Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp359856pxv; Thu, 22 Jul 2021 01:47:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxtpzcdwN2Tp0xFGuHv95bnM5hlWfD0g3oY/WmXEImUSh8ahhvQEIxyuTgrjpM+KCwkEljO X-Received: by 2002:a05:6402:128d:: with SMTP id w13mr52624137edv.1.1626943663624; Thu, 22 Jul 2021 01:47:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626943663; cv=none; d=google.com; s=arc-20160816; b=gZj/LQWAlCGfsuIvoI4B/PPLFYGw0vHxvzx3mVkGjgEPiY91QAmXib88t/ooy18YhC W8OsVwE4vRLov//F7XclnXTCHt+1mos0dPK/NxpHbz5QvOB5kEBFFM/nIf1eP/htr3Y0 iYAMno8Isi8yOSfo60n4TP+sVnLQyu8jX7DQy4UMvCqW9Z6jxK5IdUq8DpBNLIdZ3SCe Zyk80kpsUUmTS1BpEN+VJBPk28l8FLFFaLwK9SFuPnic23KmbAU5nY26ztYAu+d7yLGX OQzwSDZkobCSZBPwRvabtyGv3pI3UrVYWpn+6RRzDFcCgkmsZBI6TcAiup7J2p9Gnu12 q4FQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-language:content-transfer-encoding :in-reply-to:mime-version:user-agent:date:message-id:from:references :to:subject:dkim-signature; bh=Nu+z5QFs0Fm8/O70BmZv+YFuIofij4u2XkNCungi3Mk=; b=AtKRw5KUZn4oAeWPW7OAgA7WWMdPXfN9pRZv5Y1YfZ4UoOK5aTqtT+u9SatBMXvGcz lJWlUgOlKnNQCzT7zeVjOi3etWo8AaZ6b65ubJWgJVX3VHZU+eJNuV3Hhl0/5K5kHR/F T4WSDzcAvAmy3cMqzvHqoEKnNKG7kb5GeO9QCnAeHpm+eS9f6bkD6zQhmRFfGg8/Hlfd 1a8RPhZNRc9+y7LQL8NJN8UVhcsrpgfoU0+1cVQuXcuicRzczfPhbloFJXTgroqW9udH YLqVosqA1QYoXUc/DKL9cEfwrLoGL0McEcZSlfHmgL1iPuXbxJu+d0WT1vwvgTfsz+z1 x40A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=BVwnLSA9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id br23si4693755ejb.44.2021.07.22.01.47.03; Thu, 22 Jul 2021 01:47:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=BVwnLSA9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231187AbhGVIB4 (ORCPT + 99 others); Thu, 22 Jul 2021 04:01:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50472 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230330AbhGVIBx (ORCPT ); Thu, 22 Jul 2021 04:01:53 -0400 Received: from mail-wr1-x434.google.com (mail-wr1-x434.google.com [IPv6:2a00:1450:4864:20::434]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D2EB9C061575; Thu, 22 Jul 2021 01:42:28 -0700 (PDT) Received: by mail-wr1-x434.google.com with SMTP id m2so5044705wrq.2; Thu, 22 Jul 2021 01:42:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=subject:to:references:from:message-id:date:user-agent:mime-version :in-reply-to:content-transfer-encoding:content-language; bh=Nu+z5QFs0Fm8/O70BmZv+YFuIofij4u2XkNCungi3Mk=; b=BVwnLSA9xIYql+xgfXToAJ3jjM30a/FiE0+Eb41L4A2H4W2A1w5Us55fFcft8gLMvU Wn+S39z2Aw2pZxYFMZhkr2L8FooqejcvJY43bIAbs6Sq5nmowgp9u056SDju60ajqZk+ brD5X1/pO9biHszZXGx8NDodTFHzFewJCN5ze/YsI4kqJw/lGuT2tJ1Yp7K/LA+UIRzN HVO3AqCvk4G4JHK7UW/qlB5X4d8wH73KCX9QJEb7GwxfThToVHhQSLtCL7+lXrRfEW+R 1nbQevO1EXodx5Wh+QXrLsvkPXKkyJK0WZrIYGk8QhqhHS/L2LGlc0afyCBG5Hb+2JrH jMXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-transfer-encoding :content-language; bh=Nu+z5QFs0Fm8/O70BmZv+YFuIofij4u2XkNCungi3Mk=; b=pvTc2dw1UNCdpxFJbf3rh1I5Jand49e8wiJ2uj/eU7YxhcyB5+n6YkmWR30kSTRRaL 3iBbarEUgCi263BOX1dg16oI60vbXds0iVILc9xFbUXRYfPuNaPo9PaQ1P7VR/ntILYd UTsJuQwBkDPbp8jyJRWbArRzSFrpoWNan63fHG2Gn1m5Z8btvMxQwqN3ZVlqrIGKNmqh rlhA4MEzx2RX4lWcAVCtff414qbGfcIkzRw+fWxSzbAqam/tTUBTU7NYfSyx16SAEq6+ fmh2PD5eJhV+mF7Lr/4Om5aM0g6L+GVXzAiT7qvOa4HyzVKThV5XeTzkZ/KKdZpBeOdk 6dEA== X-Gm-Message-State: AOAM532n9YOcaYkQIONxM+zXkeVdXD7wuu0H1GMGhTJ7sG6rfo2cLA+b mf7D4Y9uU03WQQfm+ZckOvCWn0tXBU8= X-Received: by 2002:a05:6000:11c5:: with SMTP id i5mr48016388wrx.268.1626943347365; Thu, 22 Jul 2021 01:42:27 -0700 (PDT) Received: from ?IPv6:2a02:908:1252:fb60:b706:b115:9c6f:aeee? ([2a02:908:1252:fb60:b706:b115:9c6f:aeee]) by smtp.gmail.com with ESMTPSA id i15sm31536406wro.3.2021.07.22.01.42.26 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 22 Jul 2021 01:42:26 -0700 (PDT) Subject: Re: [Linaro-mm-sig] [PATCH] drm/msm: Add fence->wait() op To: Rob Clark , dri-devel , Rob Clark , "open list:DRM DRIVER FOR MSM ADRENO GPU" , David Airlie , "open list:DRM DRIVER FOR MSM ADRENO GPU" , open list , =?UTF-8?Q?Christian_K=c3=b6nig?= , "moderated list:DMA BUFFER SHARING FRAMEWORK" , Sean Paul , "open list:DMA BUFFER SHARING FRAMEWORK" References: <20210720150716.1213775-1-robdclark@gmail.com> <60ffb6f3-e932-d9af-3b90-81adf0c15250@gmail.com> From: =?UTF-8?Q?Christian_K=c3=b6nig?= Message-ID: <113b5858-9020-d1c1-292b-96b7f9cc717a@gmail.com> Date: Thu, 22 Jul 2021 10:42:26 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.11.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Content-Language: en-US Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am 21.07.21 um 21:03 schrieb Daniel Vetter: > On Wed, Jul 21, 2021 at 09:34:43AM -0700, Rob Clark wrote: >> On Wed, Jul 21, 2021 at 12:59 AM Daniel Vetter wrote: >>> On Wed, Jul 21, 2021 at 12:32 AM Rob Clark wrote: >>>> On Tue, Jul 20, 2021 at 1:55 PM Daniel Vetter wrote: >>>>> On Tue, Jul 20, 2021 at 8:26 PM Rob Clark wrote: >>>>>> On Tue, Jul 20, 2021 at 11:03 AM Christian König >>>>>> wrote: >>>>>>> Hi Rob, >>>>>>> >>>>>>> Am 20.07.21 um 17:07 schrieb Rob Clark: >>>>>>>> From: Rob Clark >>>>>>>> >>>>>>>> Somehow we had neither ->wait() nor dma_fence_signal() calls, and no >>>>>>>> one noticed. Oops. >>>>>>> >>>>>>> I'm not sure if that is a good idea. >>>>>>> >>>>>>> The dma_fence->wait() callback is pretty much deprecated and should not >>>>>>> be used any more. >>>>>>> >>>>>>> What exactly do you need that for? >>>>>> Well, the alternative is to track the set of fences which have >>>>>> signalling enabled, and then figure out which ones to signal, which >>>>>> seems like a lot more work, vs just re-purposing the wait >>>>>> implementation we already have for non-dma_fence cases ;-) >>>>>> >>>>>> Why is the ->wait() callback (pretty much) deprecated? >>>>> Because if you need it that means for your driver dma_fence_add_cb is >>>>> broken, which means a _lot_ of things don't work. Like dma_buf poll >>>>> (compositors have patches to start using that), and I think >>>>> drm/scheduler also becomes rather unhappy. >>>> I'm starting to page back in how this works.. fence cb's aren't broken >>>> (which is also why dma_fence_wait() was not completely broken), >>>> because in retire_submits() we call >>>> dma_fence_is_signaled(submit->hw_fence). >>>> >>>> But the reason that the custom wait function cleans up a tiny bit of >>>> jank is that the wait_queue_head_t gets signaled earlier, before we >>>> start iterating the submits and doing all that retire_submit() stuff >>>> (unpin/unref bo's, etc). I suppose I could just split things up to >>>> call dma_fence_signal() earlier, and *then* do the retire_submits() >>>> stuff. >>> Yeah reducing the latency there sounds like a good idea. >>> -Daniel >>> >> Hmm, no, turns out that isn't the problem.. or, well, it is probably a >> good idea to call drm_fence_signal() earlier. But it seems like >> waking up from wait_event_* is faster than wake_up_state(wait->task, >> TASK_NORMAL). I suppose the wake_up_state() approach still needs for >> the scheduler to get around to schedule the runnable task. As far as I know wake_up_state() tries to run the thread on the CPU it was scheduled last, while wait_event_* makes the thread run on the CPU who issues the wake by default. And yes I've also noticed this already and it was one of the reason why I suggested to use a wait_queue instead of the hand wired dma_fence_wait implementation. >> >> So for now, I'm going back to my own wait function (plus earlier >> drm_fence_signal()) >> >> Before removing dma_fence_opps::wait(), I guess we want to re-think >> dma_fence_default_wait().. but I think that would require a >> dma_fence_context base class (rather than just a raw integer). > Uh that's not great ... can't we fix this instead of papering over it in > drivers? Aside from maybe different wakeup flags it all is supposed to > work exactly the same underneath, and whether using a wait queue or not > really shouldn't matter. Well it would have been nicer if we used the existing infrastructure instead of re-inventing stuff for dma_fence, but that chance is long gone. And you don't need a dma_fence_context base class, but rather just a flag in the dma_fence_ops if you want to change the behavior. Regards, Christian. > -Daniel > >> BR, >> -R >> >>>> BR, >>>> -R >>>> >>>>> It essentially exists only for old drivers where ->enable_signalling >>>>> is unreliable and we paper over that with a retry loop in ->wait and >>>>> pray no one notices that it's too butchered. The proper fix is to have >>>>> a driver thread to guarantee that ->enable_signalling works reliable, >>>>> so you don't need a ->wait. >>>>> >>>>> Can you type up a kerneldoc patch for dma_fence_ops->wait to hammer >>>>> this in please? >>>>> -Daniel >>>>> >>>>>> BR, >>>>>> -R >>>>>> >>>>>>> Regards, >>>>>>> Christian. >>>>>>> >>>>>>>> Note that this removes the !timeout case, which has not been used in >>>>>>>> a long time. >>>>>>> >>>>>>>> Signed-off-by: Rob Clark >>>>>>>> --- >>>>>>>> drivers/gpu/drm/msm/msm_fence.c | 59 +++++++++++++++++++-------------- >>>>>>>> 1 file changed, 34 insertions(+), 25 deletions(-) >>>>>>>> >>>>>>>> diff --git a/drivers/gpu/drm/msm/msm_fence.c b/drivers/gpu/drm/msm/msm_fence.c >>>>>>>> index cd59a5918038..8ee96b90ded6 100644 >>>>>>>> --- a/drivers/gpu/drm/msm/msm_fence.c >>>>>>>> +++ b/drivers/gpu/drm/msm/msm_fence.c >>>>>>>> @@ -38,11 +38,10 @@ static inline bool fence_completed(struct msm_fence_context *fctx, uint32_t fenc >>>>>>>> return (int32_t)(fctx->completed_fence - fence) >= 0; >>>>>>>> } >>>>>>>> >>>>>>>> -/* legacy path for WAIT_FENCE ioctl: */ >>>>>>>> -int msm_wait_fence(struct msm_fence_context *fctx, uint32_t fence, >>>>>>>> - ktime_t *timeout, bool interruptible) >>>>>>>> +static signed long wait_fence(struct msm_fence_context *fctx, uint32_t fence, >>>>>>>> + signed long remaining_jiffies, bool interruptible) >>>>>>>> { >>>>>>>> - int ret; >>>>>>>> + signed long ret; >>>>>>>> >>>>>>>> if (fence > fctx->last_fence) { >>>>>>>> DRM_ERROR_RATELIMITED("%s: waiting on invalid fence: %u (of %u)\n", >>>>>>>> @@ -50,33 +49,34 @@ int msm_wait_fence(struct msm_fence_context *fctx, uint32_t fence, >>>>>>>> return -EINVAL; >>>>>>>> } >>>>>>>> >>>>>>>> - if (!timeout) { >>>>>>>> - /* no-wait: */ >>>>>>>> - ret = fence_completed(fctx, fence) ? 0 : -EBUSY; >>>>>>>> + if (interruptible) { >>>>>>>> + ret = wait_event_interruptible_timeout(fctx->event, >>>>>>>> + fence_completed(fctx, fence), >>>>>>>> + remaining_jiffies); >>>>>>>> } else { >>>>>>>> - unsigned long remaining_jiffies = timeout_to_jiffies(timeout); >>>>>>>> - >>>>>>>> - if (interruptible) >>>>>>>> - ret = wait_event_interruptible_timeout(fctx->event, >>>>>>>> - fence_completed(fctx, fence), >>>>>>>> - remaining_jiffies); >>>>>>>> - else >>>>>>>> - ret = wait_event_timeout(fctx->event, >>>>>>>> - fence_completed(fctx, fence), >>>>>>>> - remaining_jiffies); >>>>>>>> - >>>>>>>> - if (ret == 0) { >>>>>>>> - DBG("timeout waiting for fence: %u (completed: %u)", >>>>>>>> - fence, fctx->completed_fence); >>>>>>>> - ret = -ETIMEDOUT; >>>>>>>> - } else if (ret != -ERESTARTSYS) { >>>>>>>> - ret = 0; >>>>>>>> - } >>>>>>>> + ret = wait_event_timeout(fctx->event, >>>>>>>> + fence_completed(fctx, fence), >>>>>>>> + remaining_jiffies); >>>>>>>> + } >>>>>>>> + >>>>>>>> + if (ret == 0) { >>>>>>>> + DBG("timeout waiting for fence: %u (completed: %u)", >>>>>>>> + fence, fctx->completed_fence); >>>>>>>> + ret = -ETIMEDOUT; >>>>>>>> + } else if (ret != -ERESTARTSYS) { >>>>>>>> + ret = 0; >>>>>>>> } >>>>>>>> >>>>>>>> return ret; >>>>>>>> } >>>>>>>> >>>>>>>> +/* legacy path for WAIT_FENCE ioctl: */ >>>>>>>> +int msm_wait_fence(struct msm_fence_context *fctx, uint32_t fence, >>>>>>>> + ktime_t *timeout, bool interruptible) >>>>>>>> +{ >>>>>>>> + return wait_fence(fctx, fence, timeout_to_jiffies(timeout), interruptible); >>>>>>>> +} >>>>>>>> + >>>>>>>> /* called from workqueue */ >>>>>>>> void msm_update_fence(struct msm_fence_context *fctx, uint32_t fence) >>>>>>>> { >>>>>>>> @@ -114,10 +114,19 @@ static bool msm_fence_signaled(struct dma_fence *fence) >>>>>>>> return fence_completed(f->fctx, f->base.seqno); >>>>>>>> } >>>>>>>> >>>>>>>> +static signed long msm_fence_wait(struct dma_fence *fence, bool intr, >>>>>>>> + signed long timeout) >>>>>>>> +{ >>>>>>>> + struct msm_fence *f = to_msm_fence(fence); >>>>>>>> + >>>>>>>> + return wait_fence(f->fctx, fence->seqno, timeout, intr); >>>>>>>> +} >>>>>>>> + >>>>>>>> static const struct dma_fence_ops msm_fence_ops = { >>>>>>>> .get_driver_name = msm_fence_get_driver_name, >>>>>>>> .get_timeline_name = msm_fence_get_timeline_name, >>>>>>>> .signaled = msm_fence_signaled, >>>>>>>> + .wait = msm_fence_wait, >>>>>>>> }; >>>>>>>> >>>>>>>> struct dma_fence * >>>>> >>>>> >>>>> -- >>>>> Daniel Vetter >>>>> Software Engineer, Intel Corporation >>>>> http://blog.ffwll.ch >>> >>> >>> -- >>> Daniel Vetter >>> Software Engineer, Intel Corporation >>> http://blog.ffwll.ch