Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp546190pxv; Thu, 22 Jul 2021 06:39:05 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzZ3h2IsmFEOvWeq/dCw0V6U/ZYDG03R/5TLV3blpUzOqR2gu9Xg+e11WGviFvlmwf/kxy7 X-Received: by 2002:aa7:db54:: with SMTP id n20mr54676644edt.21.1626961145213; Thu, 22 Jul 2021 06:39:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626961145; cv=none; d=google.com; s=arc-20160816; b=RZ1Px2zW05HhrgeEOs7chpbDLnz6vfyqwhvH8THDr0n3e3Q5zigyk2nYp9p+sni2bz Ud5Yv9fleOieAc+iZqQmD6domgjVVcPC/P2RvmyrT5gynj2RnFiVo2MGuCn5pgz135sG /fyQ1U9GhPJ9rX3x1p9MGZeG1Jcu47ranavw2ehMxM5khLIuZ/OF52zcoEfxhq/GyjGY 4A3UyIj7hG8pT1+fB+BxaoUzc39a2fF04e6fSkcTFyHTAr6ij0WmL+uy4RHzCpfb3nm5 oh3DctLuXD69rfs0CP6D3JEocNI5dr6Zy67lB4yR1MH8y3THSjYTvN5Z9cLWzgJzeG4i 7bDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=dQRSdqJHeeMJDOz5ZSW1d87/+iZoLjHZ6vait6LUEHk=; b=ZvI5b3B+x22ZZxSOyzLlM6oDfneNPqDatE8asaJ2jUljx1VD7pBKLIkCBexsuojf5j csF2RgW3HqbdnNQJwwfiZ1oxeNaezpfpGjaJrLH3eUIG0WaTbUPeLTUAq1wISW2pE46W RU0KjADvDSlpLcymlWEgmefDnP/XBJFSHUpuOoSBqvlfFOHihzxN4F7gHkf0cxucrlIx tWqTiRVZ3KPfQKg+o2eMxW4PIav5bJ7OT5IBmGP6FUoRD/okQd+T9k//Qed7p8FNOIWY lwVx7zFxRtPeEK2noD4F9vJit+zlbkNMpFvsGFESzJZZWxIaytdsIvgKddSv1FBjIr9f zmZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QqQ7cjyE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x41si29079438edy.469.2021.07.22.06.38.40; Thu, 22 Jul 2021 06:39:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QqQ7cjyE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232155AbhGVM4S (ORCPT + 99 others); Thu, 22 Jul 2021 08:56:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33446 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232177AbhGVM4L (ORCPT ); Thu, 22 Jul 2021 08:56:11 -0400 Received: from mail-pl1-x635.google.com (mail-pl1-x635.google.com [IPv6:2607:f8b0:4864:20::635]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F2B41C061796 for ; Thu, 22 Jul 2021 06:36:34 -0700 (PDT) Received: by mail-pl1-x635.google.com with SMTP id x16so4453994plg.3 for ; Thu, 22 Jul 2021 06:36:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=dQRSdqJHeeMJDOz5ZSW1d87/+iZoLjHZ6vait6LUEHk=; b=QqQ7cjyEBhhilwQPaeIKg4zI0iccVErHES/cTqSQUz/6stMBRADT2U5nAtFHuPa71L LppY/2Vx3jWsKXN39pqFYA6nzsDMrfzDxKrI/Hi37lLpLrvs2lYuK+fxHGlShdFvbn4b FPeba056dapTjD/BQCiKyp9yhX6RZpxaFd/ELGzv0Ua9Cb196v2QLHjjXCiA9KBU97It v+ny/N+9RuXLBU2QhAXBjDBBc7JdYyPPVmjHrPRtMLW7ZuwyyYQ7Bw2aaIeMtgM6N5MR fRgmTu6oS+icDWY7eGx2h+6UJ1E3FQQ5yT2XNCm4I4Acem11RHFPATn3Z6JkYEcP6P2n 7hRQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=dQRSdqJHeeMJDOz5ZSW1d87/+iZoLjHZ6vait6LUEHk=; b=LxYWp3kLURqwHF8hKaSM+1qGY7egQGDhq7Gv2UtDRYko34f48f8urvOn11pisceVYx 5XMBOD82O1ic5uAuLqEiWh3B/OFaaXoZodS9yaPLIwQ3mpNDP4p0SaiNkWLxzTujrien Pgm54kO40F7azmnChtOpfNzZiI5RKKdFDGi0E4ljEBvKu5nwas7UuMDf/WEOxC0SVG4+ lK6XVKgfbo71E8CE07QZGanL/3j5u6K0aesGlAgRj4GmUb1YKiO2/r5fdVRrXHSKms6A TPChCh/JTVRLWw5/Z/1jCIPIFpBskOpAaYLB9vILBSha5dv80L1l+hXOAzXk87J+wdqy Q2Lw== X-Gm-Message-State: AOAM533LhT/7AlPKVEA4tw4w67gykTXd9RCXqeFp7FBzXEvCTgzPWI0Z D0CZA0r6P4VcuyPqKET0ngBH X-Received: by 2002:a17:90a:d244:: with SMTP id o4mr9278289pjw.71.1626960994386; Thu, 22 Jul 2021 06:36:34 -0700 (PDT) Received: from workstation ([120.138.13.30]) by smtp.gmail.com with ESMTPSA id p53sm30256597pfw.168.2021.07.22.06.36.29 (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 22 Jul 2021 06:36:33 -0700 (PDT) Date: Thu, 22 Jul 2021 19:06:28 +0530 From: Manivannan Sadhasivam To: Mauro Carvalho Chehab Cc: Vinod Koul , Bjorn Helgaas , Rob Herring , linuxarm@huawei.com, mauro.chehab@huawei.com, Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Binghui Wang , Lorenzo Pieralisi , Rob Herring , Wei Xu , Xiaowei Song , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org Subject: Re: [PATCH v7 08/10] arm64: dts: HiSilicon: Add support for HiKey 970 PCIe controller hardware Message-ID: <20210722133628.GC4446@workstation> References: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.9.4 (2018-02-28) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jul 21, 2021 at 10:39:10AM +0200, Mauro Carvalho Chehab wrote: > From: Manivannan Sadhasivam > > Add DTS bindings for the HiKey 970 board's PCIe hardware. > > Co-developed-by: Mauro Carvalho Chehab > Signed-off-by: Manivannan Sadhasivam > Signed-off-by: Mauro Carvalho Chehab > --- > arch/arm64/boot/dts/hisilicon/hi3670.dtsi | 71 +++++++++++++++++++ > .../boot/dts/hisilicon/hikey970-pmic.dtsi | 1 - > drivers/pci/controller/dwc/pcie-kirin.c | 12 ---- > 3 files changed, 71 insertions(+), 13 deletions(-) > > diff --git a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi > index 1f228612192c..6dfcfcfeedae 100644 > --- a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi > +++ b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi > @@ -177,6 +177,12 @@ sctrl: sctrl@fff0a000 { > #clock-cells = <1>; > }; > > + pmctrl: pmctrl@fff31000 { > + compatible = "hisilicon,hi3670-pmctrl", "syscon"; > + reg = <0x0 0xfff31000 0x0 0x1000>; > + #clock-cells = <1>; > + }; > + Irrelevant change to this patch. > iomcu: iomcu@ffd7e000 { > compatible = "hisilicon,hi3670-iomcu", "syscon"; > reg = <0x0 0xffd7e000 0x0 0x1000>; > @@ -660,6 +666,71 @@ gpio28: gpio@fff1d000 { > clock-names = "apb_pclk"; > }; > [...] > + #interrupt-cells = <1>; > + interrupts = <0 283 4>; Use the DT flag for interrupts instead of hardcoded value > + interrupt-names = "msi"; > + interrupt-map-mask = <0 0 0 7>; > + interrupt-map = <0x0 0 0 1 > + &gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>, > + <0x0 0 0 2 > + &gic GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>, > + <0x0 0 0 3 > + &gic GIC_SPI 284 IRQ_TYPE_LEVEL_HIGH>, > + <0x0 0 0 4 > + &gic GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > /* UFS */ > ufs: ufs@ff3c0000 { > compatible = "hisilicon,hi3670-ufs", "jedec,ufs-2.1"; > diff --git a/arch/arm64/boot/dts/hisilicon/hikey970-pmic.dtsi b/arch/arm64/boot/dts/hisilicon/hikey970-pmic.dtsi > index 48c739eacba0..03452e627641 100644 > --- a/arch/arm64/boot/dts/hisilicon/hikey970-pmic.dtsi > +++ b/arch/arm64/boot/dts/hisilicon/hikey970-pmic.dtsi > @@ -73,7 +73,6 @@ ldo33: LDO33 { /* PEX8606 */ > regulator-name = "ldo33"; > regulator-min-microvolt = <2500000>; > regulator-max-microvolt = <3300000>; > - regulator-boot-on; Again, irrelevant. > }; > > ldo34: LDO34 { /* GPS AUX IN VDD */ > diff --git a/drivers/pci/controller/dwc/pcie-kirin.c b/drivers/pci/controller/dwc/pcie-kirin.c > index bfc0513f7b15..9dad14929538 100644 > --- a/drivers/pci/controller/dwc/pcie-kirin.c > +++ b/drivers/pci/controller/dwc/pcie-kirin.c > @@ -347,18 +347,6 @@ static const struct regmap_config pcie_kirin_regmap_conf = { > .reg_stride = 4, > }; > > -/* Registers in PCIeCTRL */ > -static inline void kirin_apb_ctrl_writel(struct kirin_pcie *kirin_pcie, > - u32 val, u32 reg) > -{ > - writel(val, kirin_pcie->apb_base + reg); > -} > - > -static inline u32 kirin_apb_ctrl_readl(struct kirin_pcie *kirin_pcie, u32 reg) > -{ > - return readl(kirin_pcie->apb_base + reg); > -} > - Same here... Thanks, Mani