Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp1453845pxv; Fri, 23 Jul 2021 08:40:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzp8k6bBW7pll2SM49Ighbpal9AIdmhdYHGswXkQESk5oiZ1zRPAlpSoq2Iu5FP8J03N4fJ X-Received: by 2002:a02:6f1c:: with SMTP id x28mr4660964jab.95.1627054823570; Fri, 23 Jul 2021 08:40:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627054823; cv=none; d=google.com; s=arc-20160816; b=lXWO3a2EwTNAjM2SRQ16dEu8sA2V6gIniyHg+nJ5GyDdQ9qCbLXE2LIalMc9O7qz7K 1cSNx0L/Qvkh5JQ+pW/YH8BTtyWVOFq8hRQXJY+SNiIvvKEl1TwPYRVm9mBdNSGyhCV8 ps0lONKSwximoAhQfPml3clKAOXt9XpljNZojX0CXRVy4vbS5GUZQNy/3FplsbnYzqrs PGHSSS9DFmDgIsLXT3ekrRnX1+1CopyXMvavFZ7TDDAB7IZRY4IEKw0mktZaZVp34vvn AU9EjINQ16jbCLh0QqE035FlQNuOlXLPjpvNnQxZlB2h03etiZ7uUW/993sB1nfwhNys Knwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=r40sznCj5CGfsps5f7ZvKL+ieQOUnJYa2JHB1lwQ3ts=; b=MdNW3Qbllr2rAteTnx4LnbxwSy/tPfq4MhNGyvi+cI1f0dGOSbifxvrwFd9ZZzah7c NFctzh/G5U+fH9MORS4dJnk+5EsQao1kjMvfcBjvM1oD7NbHGdcHLv833+j3/jo1Kp9i vV2HnWrfYLlt8QlUIHZwNy3DrTrtBvh53MZH+neV+qAw+Wa3vqGQgMdTkMQRL6PzYd/+ E+9qurrz/+fcZjfaBXU/x5SKWJGcHc28NjkRl/su/C3R9ilazrdj9m/QdibnFznOmgqP 8xOwB76bE0WRu3o/GoR0nQVaSGGvV0N5MeAqz22OwrCN1W1f63SHmq+1GB3lXq6Eqp/4 j39A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z13si31489009ile.110.2021.07.23.08.40.11; Fri, 23 Jul 2021 08:40:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235609AbhGWO6s (ORCPT + 99 others); Fri, 23 Jul 2021 10:58:48 -0400 Received: from foss.arm.com ([217.140.110.172]:47592 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235566AbhGWO6o (ORCPT ); Fri, 23 Jul 2021 10:58:44 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 80CE213A1; Fri, 23 Jul 2021 08:39:17 -0700 (PDT) Received: from localhost.localdomain (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 8A49D3F73D; Fri, 23 Jul 2021 08:39:15 -0700 (PDT) From: Andre Przywara To: Maxime Ripard , Chen-Yu Tsai , Jernej Skrabec Cc: Rob Herring , Icenowy Zheng , Samuel Holland , linux-arm-kernel@lists.infradead.org, linux-sunxi@googlegroups.com, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, Ondrej Jirman , devicetree@vger.kernel.org, Lee Jones Subject: [PATCH v8 01/11] dt-bindings: mfd: axp20x: Add AXP305 compatible (plus optional IRQ) Date: Fri, 23 Jul 2021 16:38:28 +0100 Message-Id: <20210723153838.6785-2-andre.przywara@arm.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20210723153838.6785-1-andre.przywara@arm.com> References: <20210723153838.6785-1-andre.przywara@arm.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The AXP305 PMIC used on many boards with the H616 SoC seems to be fully compatible to the AXP805 PMIC, so add the proper chain of compatible strings. Also at least on one board (Orangepi Zero2) there is no interrupt line connected to the CPU, so make the "interrupts" property optional. Signed-off-by: Andre Przywara Acked-by: Rob Herring --- Documentation/devicetree/bindings/mfd/axp20x.txt | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/mfd/axp20x.txt b/Documentation/devicetree/bindings/mfd/axp20x.txt index 4991a6415796..2b53dcc0ea61 100644 --- a/Documentation/devicetree/bindings/mfd/axp20x.txt +++ b/Documentation/devicetree/bindings/mfd/axp20x.txt @@ -26,10 +26,10 @@ Required properties: * "x-powers,axp803" * "x-powers,axp806" * "x-powers,axp805", "x-powers,axp806" + * "x-powers,axp305", "x-powers,axp805", "x-powers,axp806" * "x-powers,axp809" * "x-powers,axp813" - reg: The I2C slave address or RSB hardware address for the AXP chip -- interrupts: SoC NMI / GPIO interrupt connected to the PMIC's IRQ pin - interrupt-controller: The PMIC has its own internal IRQs - #interrupt-cells: Should be set to 1 @@ -43,6 +43,7 @@ more information: AXP20x/LDO3: software-based implementation Optional properties: +- interrupts: SoC NMI / GPIO interrupt connected to the PMIC's IRQ pin - x-powers,dcdc-freq: defines the work frequency of DC-DC in KHz AXP152/20X: range: 750-1875, Default: 1.5 MHz AXP22X/8XX: range: 1800-4050, Default: 3 MHz -- 2.17.6