Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp2014181pxv; Sat, 24 Jul 2021 02:36:13 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxs6n5U2qevQF+rXWXAsmI0ILPEp7Taby0eOT9yUEdc6t8KVaoDtMIVa7eKAauVtATpffyc X-Received: by 2002:a92:dac9:: with SMTP id o9mr6116836ilq.124.1627119372983; Sat, 24 Jul 2021 02:36:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627119372; cv=none; d=google.com; s=arc-20160816; b=ZkKSZvL5bq4YDWI4qPiXruXHQ7nICTz4q4ahKqSfPUmjrxWElpZjHUdzf58s7F5ATZ 0i+LkAcvHj+ctGQwFXJYwr3cdPAFw949922TlcTHMcDD0wBXmcpGhckBVxCx/J1AGgAw /JWftiM+zmkjatw/VpoFZYXSeR2j7ysY6QnA47dt6zzAoKnmFvYJs1SSYJCpqyFfG4Yy ynfmpstaoRbcEvbb2VaDI6yLVlQAx15JFdR6cQnnpBW03mvIxEerSSNKmU+PJGfnJSL/ PeTqM/E+Jtse7Tjft5jvGUf7NX3KMCrIUI0UgwlEHaOPNwYD0DvE7NPtXnoSNJEyVBV6 EWVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=xM3zaRRFS/Uskj73FYZaTTn99qWGzAVsYZIIVwl/rv4=; b=W2qh5xDIselLo/b5RJT7sJ+/HWE6iAFH36qibvHaqW9LYIYO3m3FPk98B7ngpPIWnh yMoDM2A1tYzR//pr6QTi9hSH3+jT7TqR01+CKokbzou6L03BHlFop3erkBGGu6FVBPjV PjkCPz2GIspBBBdq0vo6CeqdlAr19FjZ4DNLpEDzkqBgEH6KfdwBGrOeTd8O4BnHsxp6 2D2FU/IvAGPKGsFvMvYP2Tyju4Lmo+81v6ebrKZW3KV8fcr8YOt/UsxYSYtlRAsiNrE1 NiJl3wOTIGo8nIB7UTOg0Mgb5unsY3FRUgqrT+vB66CVlJbIM5C26VjzOYm1U4KmMCpr yX+A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q41si33883327jav.74.2021.07.24.02.36.01; Sat, 24 Jul 2021 02:36:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234992AbhGXIyr (ORCPT + 99 others); Sat, 24 Jul 2021 04:54:47 -0400 Received: from out28-73.mail.aliyun.com ([115.124.28.73]:48084 "EHLO out28-73.mail.aliyun.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234748AbhGXIyq (ORCPT ); Sat, 24 Jul 2021 04:54:46 -0400 X-Alimail-AntiSpam: AC=CONTINUE;BC=0.09970395|-1;CH=green;DM=|CONTINUE|false|;DS=CONTINUE|ham_regular_dialog|0.0186914-0.000741943-0.980567;FP=0|0|0|0|0|-1|-1|-1;HT=ay29a033018047203;MF=zhouyanjie@wanyeetech.com;NM=1;PH=DS;RN=14;RT=14;SR=0;TI=SMTPD_---.KprUvTZ_1627119307; Received: from zhouyanjie-virtual-machine.localdomain(mailfrom:zhouyanjie@wanyeetech.com fp:SMTPD_---.KprUvTZ_1627119307) by smtp.aliyun-inc.com(10.147.40.233); Sat, 24 Jul 2021 17:35:15 +0800 From: =?UTF-8?q?=E5=91=A8=E7=90=B0=E6=9D=B0=20=28Zhou=20Yanjie=29?= To: sboyd@kernel.org, mturquette@baylibre.com, robh+dt@kernel.org, paul@crapouillou.net Cc: linux-clk@vger.kernel.org, linux-mips@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, dongsheng.qiu@ingenic.com, aric.pzqi@ingenic.com, rick.tyliu@ingenic.com, sihui.liu@ingenic.com, jun.jiang@ingenic.com, sernia.zhou@foxmail.com Subject: [PATCH v7 00/11] Add new clocks and fix bugs for Ingenic SoCs. Date: Sat, 24 Jul 2021 17:34:35 +0800 Message-Id: <1627119286-125821-1-git-send-email-zhouyanjie@wanyeetech.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org v4->v5: 1.modify the CGU PLL correlation code to make it compatible with I2S PLL. 2.Change X1000's I2S clock to CGU_CLK_PLL as Paul Cercueil's suggestion. 3.Add documentation for JZ4775 and X2000 bindings. 4.Add JZ4775 and X2000 clock bindings. 5.Add CGU driver for JZ4775 and X2000. v5->v6: Change the type of stable_bit from u8 to s8, because a negative value will appear when the stable_bit bit does not exist. v6->v7: 1.Add Rob Herring's Acked-by. 2.Change to dual license. 周琰杰 (Zhou Yanjie) (11): clk: JZ4780: Add function for disable the second core. clk: Ingenic: Adjust cgu code to make it compatible with I2S PLL. dt-bindings: clock: Add missing clocks for Ingenic SoCs. clk: Ingenic: Fix problem of MAC clock in Ingenic X1000 and X1830. clk: Ingenic: Add missing clocks for Ingenic SoCs. clk: Ingenic: Clean up and reformat the code. dt-bindings: clock: Add documentation for JZ4775 and X2000 bindings. dt-bindings: clock: Add JZ4775 clock bindings. dt-bindings: clock: Add X2000 clock bindings. clk: Ingenic: Add CGU driver for JZ4775. clk: Ingenic: Add CGU driver for X2000. .../devicetree/bindings/clock/ingenic,cgu.yaml | 4 + drivers/clk/ingenic/Kconfig | 20 + drivers/clk/ingenic/Makefile | 2 + drivers/clk/ingenic/cgu.c | 118 ++- drivers/clk/ingenic/cgu.h | 10 +- drivers/clk/ingenic/jz4725b-cgu.c | 49 +- drivers/clk/ingenic/jz4740-cgu.c | 49 +- drivers/clk/ingenic/jz4760-cgu.c | 106 ++- drivers/clk/ingenic/jz4770-cgu.c | 83 +-- drivers/clk/ingenic/jz4775-cgu.c | 572 +++++++++++++++ drivers/clk/ingenic/jz4780-cgu.c | 149 ++-- drivers/clk/ingenic/x1000-cgu.c | 210 ++++-- drivers/clk/ingenic/x1830-cgu.c | 210 ++++-- drivers/clk/ingenic/x2000-cgu.c | 790 +++++++++++++++++++++ include/dt-bindings/clock/jz4775-cgu.h | 59 ++ include/dt-bindings/clock/x1000-cgu.h | 5 + include/dt-bindings/clock/x1830-cgu.h | 5 + include/dt-bindings/clock/x2000-cgu.h | 89 +++ 18 files changed, 2210 insertions(+), 320 deletions(-) create mode 100644 drivers/clk/ingenic/jz4775-cgu.c create mode 100644 drivers/clk/ingenic/x2000-cgu.c create mode 100644 include/dt-bindings/clock/jz4775-cgu.h create mode 100644 include/dt-bindings/clock/x2000-cgu.h -- 2.7.4