Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp2139504pxv; Sat, 24 Jul 2021 06:38:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw0K8gH1ugG6DAfmxRPWn4b0fKvUTyI06/8AuNDgzUMWZz/90Ad0YVP2blroC4SAw1Wt5Bw X-Received: by 2002:a17:906:794b:: with SMTP id l11mr8881720ejo.343.1627133912802; Sat, 24 Jul 2021 06:38:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627133912; cv=none; d=google.com; s=arc-20160816; b=Q1xCDJ+x7nZFUe8wDfsCUEz3vdqsV4Gg6NBaxXbihTL56WgylPVAgwPvz5z1IxxHby 7v5MOzrJzSabCmXk9/4gwr6sUJ2EYenF3CotKuVRj+eQtlA9IZFYPIS6K6A8BXdg70Mw wm/DQOJMzonjOFdehUg8WWdtpMkOyp30EXs8QlTZHR49GPpI7gRbGKR3qBO0Lo4EZqU+ gqWyCuTSlEOvYddoAwZrM1NLcM9htSXAUy0sisgA97p1v2EfFiSsLNAN/oSZ9V8+Z83c qeJjKytqxStfipZ+QAwdO1Z8Nc/pg3/2qBdfxsfB+KawYzPoKWZZ5xAMhAZ4pGGxegho P6qg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-language:content-transfer-encoding :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=O07mxFcT+tOZnX+rIvWJPIhlKHsE63D0EEy7zaFOodg=; b=LRKnDxCLmcAWlww0XmWrxd9Vi8Ok7xg5tQz69Byry8dECPHxXOmX9xQ+k7VTpry+oW HcebeO2ZLkXJcQTF9QGqzgmIhOY4BDng3fwG584pwyRee2P/qZ/lLtYvmaYMeuZ1HTHs I+N4W7O0KenBGwL8oqWRJeL2gt5gxcCW3h7UWjQTnDZh879C8bmufWuxaEIuYVqIAaKJ 99K99wqrh+ZNoQy34YG8I/iT2rtqywJEici752w0j/24ZmyrNNoGrJAtYHVVQQa4HZAU qgVHVgkNLz6cqKyKzwJFm4FQRZ1g8L1J9fe698tixQ2SqrO6FmDX71gU4qlmLd20c285 sprw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id fx18si12620015ejb.300.2021.07.24.06.38.08; Sat, 24 Jul 2021 06:38:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233591AbhGXMzp (ORCPT + 99 others); Sat, 24 Jul 2021 08:55:45 -0400 Received: from out29-121.mail.aliyun.com ([115.124.29.121]:46947 "EHLO out29-121.mail.aliyun.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229539AbhGXMzo (ORCPT ); Sat, 24 Jul 2021 08:55:44 -0400 X-Alimail-AntiSpam: AC=CONTINUE;BC=0.07436834|-1;CH=blue;DM=|OVERLOAD|false|;DS=CONTINUE|ham_regular_dialog|0.0659764-0.0011159-0.932908;FP=0|0|0|0|0|-1|-1|-1;HT=ay29a033018047190;MF=zhouyanjie@wanyeetech.com;NM=1;PH=DS;RN=13;RT=13;SR=0;TI=SMTPD_---.Kq.PDff_1627133772; Received: from 192.168.88.130(mailfrom:zhouyanjie@wanyeetech.com fp:SMTPD_---.Kq.PDff_1627133772) by smtp.aliyun-inc.com(10.147.43.95); Sat, 24 Jul 2021 21:36:14 +0800 Subject: Re: [PATCH] cpuidle: JZ4780: Add Ingenic JZ4780 cpuidle driver. To: Paul Cercueil Cc: rjw@rjwysocki.net, daniel.lezcano@linaro.org, linux-pm@vger.kernel.org, linux-mips@vger.kernel.org, linux-kernel@vger.kernel.org, dongsheng.qiu@ingenic.com, aric.pzqi@ingenic.com, rick.tyliu@ingenic.com, sihui.liu@ingenic.com, jun.jiang@ingenic.com, sernia.zhou@foxmail.com, Alex Smith References: <1627118399-125388-1-git-send-email-zhouyanjie@wanyeetech.com> From: Zhou Yanjie Message-ID: Date: Sat, 24 Jul 2021 21:36:11 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Content-Language: en-US Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Paul, On 2021/7/24 下午7:16, Paul Cercueil wrote: > Hi Zhou, > > Le sam., juil. 24 2021 at 17:19:59 +0800, 周琰杰 (Zhou Yanjie) > a écrit : >> The JZ4780 has a high overhead to executing a MIPS wait on SMP, as a >> core must flush out dirty cache lines from its data cache before doing >> so. This is because the core clock is gated during a wait and if the >> other core tries to access a dirty line from the waiting core's cache, >> it will lock up. >> >> To mitigate some of this impact, this driver provides a simple polling >> top level idle state, to try to avoid the cache flushing overhead when >> the wait will only be short. The second level state is implemented with >> the MIPS wait instruction. >> >> This patch first found in the github repository of CI20, the original >> author is Alex Smith. Because there is a chance to cause kernel hang >> scenarios which can occur within hours or even within days, so this >> patch was abandoned, but now it is determined that this is not the >> problem caused by this patch, but caused by the cache driver. With >> the new Ingenic specific cache driver, it has been working properly >> on CI20 v1 for more than one week. >> >> Tested-by: H. Nikolaus Schaller >> Signed-off-by: Alex Smith >> Signed-off-by: 周琰杰 (Zhou Yanjie) >> --- >>  drivers/cpuidle/Kconfig.mips     |  8 +++++ >>  drivers/cpuidle/Makefile         |  1 + >>  drivers/cpuidle/cpuidle-jz4780.c | 74 >> ++++++++++++++++++++++++++++++++++++++++ >>  3 files changed, 83 insertions(+) >>  create mode 100644 drivers/cpuidle/cpuidle-jz4780.c >> >> diff --git a/drivers/cpuidle/Kconfig.mips b/drivers/cpuidle/Kconfig.mips >> index c3c011a..4a55d24 100644 >> --- a/drivers/cpuidle/Kconfig.mips >> +++ b/drivers/cpuidle/Kconfig.mips >> @@ -16,3 +16,11 @@ config MIPS_CPS_CPUIDLE >>        Processing System (CPS) architecture. In order to make use of >>        the deepest idle states you will need to ensure that you are >>        also using the CONFIG_MIPS_CPS SMP implementation. >> + >> +config MIPS_JZ4780_CPUIDLE >> +    bool "CPU Idle driver for Ingenic JZ4780" >> +    depends on MACH_JZ4780 && SMP >> +    default y >> +    help >> +      Select this option to enable CPU idle state management through >> +      cpuidle for Ingenic JZ4780 platforms. >> diff --git a/drivers/cpuidle/Makefile b/drivers/cpuidle/Makefile >> index 26bbc5e..1dd372f 100644 >> --- a/drivers/cpuidle/Makefile >> +++ b/drivers/cpuidle/Makefile >> @@ -29,6 +29,7 @@ obj-$(CONFIG_ARM_QCOM_SPM_CPUIDLE)    += >> cpuidle-qcom-spm.o >> >> ############################################################################### >> >>  # MIPS drivers >>  obj-$(CONFIG_MIPS_CPS_CPUIDLE)        += cpuidle-cps.o >> +obj-$(CONFIG_MIPS_JZ4780_CPUIDLE)    += cpuidle-jz4780.o >> >> >> ############################################################################### >> >>  # POWERPC drivers >> diff --git a/drivers/cpuidle/cpuidle-jz4780.c >> b/drivers/cpuidle/cpuidle-jz4780.c >> new file mode 100644 >> index 00000000..2025de4 >> --- /dev/null >> +++ b/drivers/cpuidle/cpuidle-jz4780.c >> @@ -0,0 +1,74 @@ >> +// SPDX-License-Identifier: GPL-2.0 >> +/* >> + * JZ4780 CPU idle driver >> + * Copyright (C) 2015 Imagination Technologies >> + * Author: Alex Smith >> + * Copyright (c) 2020 周琰杰 (Zhou Yanjie) >> + */ >> + >> +#include >> +#include >> +#include >> +#include >> + >> +#include >> +#include >> + >> +/* >> + * The JZ4780 has a high overhead to entering just the basic MIPS >> wait on SMP, >> + * due to the requirement to flush out dirty lines from the dcache >> before >> + * waiting. Therefore, we try to mitigate this overhead by using a >> simple >> + * polling loop for short waits. >> + */ >> +static int jz4780_cpuidle_poll_enter(struct cpuidle_device *dev, >> +                     struct cpuidle_driver *drv, int index) >> +{ >> +    if (!current_set_polling_and_test()) >> +        while (!need_resched() && !(read_c0_cause() & >> read_c0_status() & CAUSEF_IP)) >> +            cpu_relax(); >> + >> +    current_clr_polling(); >> +    local_irq_enable(); >> + >> +    return index; >> +} >> + >> +static struct cpuidle_driver jz4780_cpuidle_driver = { >> +    .name = "jz4780_cpuidle", >> +    .owner = THIS_MODULE, >> +    .states = { >> +        { >> +            .enter = jz4780_cpuidle_poll_enter, >> +            .exit_latency = 1, >> +            .target_residency = 1, >> +            .power_usage = UINT_MAX, >> +            .name = "poll", >> +            .desc = "polling loop", >> +        }, >> +        { >> +            .enter = mips_cpuidle_wait_enter, >> +            .exit_latency = 50, >> +            .target_residency = 300, >> +            .power_usage = UINT_MAX, >> +            .name = "wait", >> +            .desc = "MIPS wait", >> +        }, >> +    }, >> +    .state_count = 2, >> +}; >> + >> +static int __init jz4780_cpuidle_init(void) >> +{ >> +    int ret; >> + >> +    ret = cpuidle_register(&jz4780_cpuidle_driver, NULL); > > You're missing something here - you never check that the kernel is > actually running on a JZ4780. Sure, I will try to fix it. Thanks and best regards! > > Cheers, > -Paul > >> +    if (ret) { >> +        pr_err("Failed to register JZ4780 idle driver: %d\n", ret); >> +        return ret; >> +    } >> + >> +    pr_info("JZ4780 idle driver registered\n"); >> + >> +    return 0; >> +} >> +device_initcall(jz4780_cpuidle_init); >> -- >> 2.7.4 >> >