Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Date:   Sun, 25 Jul 2021 11:20:45 +0200
Message-Id: <cover.1627204633.git.mirq-linux@rere.qmqm.pl>
From:   =?UTF-8?q?Micha=C5=82=20Miros=C5=82aw?= <mirq-linux@rere.qmqm.pl>
Subject: [PATCH v4 0/5] SDHCI clock handling fixes and cleanups
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
To:     Kevin Liu <kliu5@marvell.com>,
        Michal Simek <michal.simek@xilinx.com>,
        Suneel Garapati <suneel.garapati@xilinx.com>,
        Ulf Hansson <ulf.hansson@linaro.org>
Cc:     Adrian Hunter <adrian.hunter@intel.com>,
        Al Cooper <alcooperx@gmail.com>, linux-kernel@vger.kernel.org,
        linux-mmc@vger.kernel.org
Precedence: bulk

This patch set combines a few of code improvements for SDHCI clock
handling. First three are small fixes to the code, next two make
the clock calculation code simpler.

Michał Mirosław (5):
  mmc: sdhci: fix base clock usage in preset value
  mmc: sdhci: always obey programmable clock config in preset value
  mmc: sdhci: fix SDHCI_QUIRK2_CLOCK_DIV_ZERO_BROKEN
  mmc: sdhci: move SDHCI_QUIRK2_CLOCK_DIV_ZERO_BROKEN frequency limit
  mmc: sdhci: simplify v2/v3+ clock calculation

 drivers/mmc/host/sdhci-of-arasan.c  |  11 +--
 drivers/mmc/host/sdhci-of-dwcmshc.c |   8 +-
 drivers/mmc/host/sdhci.c            | 123 +++++++++++++---------------
 drivers/mmc/host/sdhci.h            |   4 +-
 4 files changed, 67 insertions(+), 79 deletions(-)

-- 
2.30.2