Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp3495276pxv; Mon, 26 Jul 2021 05:34:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyxSSjHIDYA/fZgN6OThal6Hz+ugINg370V3iU7o+/StoYX70o3TyQjADkIW4jCtEEkwUN2 X-Received: by 2002:a17:906:69d7:: with SMTP id g23mr16369130ejs.195.1627302885746; Mon, 26 Jul 2021 05:34:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627302885; cv=none; d=google.com; s=arc-20160816; b=D5R9ecFmY9gm+nWHa3DEb2cVZFnPA3StJxrhaTFEj1nJ8pM2dLOqWE0PJEEpn65do9 ti8feuFBXlKfUkf5M8HisXaBvQF1WN1iptbFCxu+eoExUNcFrl6evxS+31DW5tzrACS9 CGfcz+fsifEdABhTZlaHzKsdQN6cxOuOd/+iHOnVNHE1ki9EU7/80AGDv4kVgMMHQ4cb tqssAh0HHG32aj+ayV+wSLFRDLRKmvtdLzHzx22hcZNUsnJW5bmrf3jcc1K27BMUaBtR V1CQgkvqi2uhclDOpHvQTfONHrgbus971Di/mQICsQDNBgdmUk5dJJZusewVS34RV39r zJFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=fbWnsqp5RFjOaoOLjjQHmQye6y3CojSnu0u6hZEyZCY=; b=meZ11pc7FhemSdj+rmztQZWpCJOGqLlkzVPRamV4PiSOcYVwr9NX5t1ej/AubWsKjC x83e/cHY+d7vyaeOi6Bxtxc4HmVSTLSyP1R4j8C9EsuEPUeCxFcubZ/HGpFkr1FNPzqo vReI+b+j6g8VmsJ6eYG5RNTaSvst67+lY94g0328WDn/ZhEFMa40Y1Qw04kJMDAE5LNx 2altlnr21ZW5hoaUmhv4qNFB4KJOdJ2g8SMqeRndCVrOS9KT2lnKIKeyVTF7rykb+rk9 SnkJY2pOXNN3MZQjaVdJuuG7/XUV71QI6yqemO+k4D00HWw5NSztH21eZc9xxNNeXRVV EytQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id di2si4590412edb.387.2021.07.26.05.34.20; Mon, 26 Jul 2021 05:34:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234083AbhGZLut (ORCPT + 99 others); Mon, 26 Jul 2021 07:50:49 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:37628 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S234046AbhGZLus (ORCPT ); Mon, 26 Jul 2021 07:50:48 -0400 X-UUID: 92342404ecb9441fbd87c87ac267d95d-20210726 X-UUID: 92342404ecb9441fbd87c87ac267d95d-20210726 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1286335394; Mon, 26 Jul 2021 20:31:15 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 26 Jul 2021 20:31:14 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 26 Jul 2021 20:31:14 +0800 From: Christine Zhu To: , , , CC: , , , , , , , Christine Zhu Subject: [v7,2/3] dt-bindings: reset: mt8195: add toprgu reset-controller header file Date: Mon, 26 Jul 2021 20:29:01 +0800 Message-ID: <20210726122901.12195-3-Christine.Zhu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210726122901.12195-1-Christine.Zhu@mediatek.com> References: <20210726122901.12195-1-Christine.Zhu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add toprgu reset-controller header file for MT8195 platform. Signed-off-by: Christine Zhu --- include/dt-bindings/reset/mt8195-resets.h | 29 +++++++++++++++++++++++ 1 file changed, 29 insertions(+) create mode 100644 include/dt-bindings/reset/mt8195-resets.h diff --git a/include/dt-bindings/reset/mt8195-resets.h b/include/dt-bindings/reset/mt8195-resets.h new file mode 100644 index 000000000000..2a7335d56c59 --- /dev/null +++ b/include/dt-bindings/reset/mt8195-resets.h @@ -0,0 +1,29 @@ +/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)*/ +/* + * Copyright (c) 2021 MediaTek Inc. + * Author: Christine Zhu + */ + +#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8195 +#define _DT_BINDINGS_RESET_CONTROLLER_MT8195 + +#define MT8195_TOPRGU_CONN_MCU_SW_RST 0 +#define MT8195_TOPRGU_INFRA_GRST_SW_RST 1 +#define MT8195_TOPRGU_APU_SW_RST 2 +#define MT8195_TOPRGU_INFRA_AO_GRST_SW_RST 6 +#define MT8195_TOPRGU_MMSYS_SW_RST 7 +#define MT8195_TOPRGU_MFG_SW_RST 8 +#define MT8195_TOPRGU_VENC_SW_RST 9 +#define MT8195_TOPRGU_VDEC_SW_RST 10 +#define MT8195_TOPRGU_IMG_SW_RST 11 +#define MT8195_TOPRGU_APMIXEDSYS_SW_RST 13 +#define MT8195_TOPRGU_AUDIO_SW_RST 14 +#define MT8195_TOPRGU_CAMSYS_SW_RST 15 +#define MT8195_TOPRGU_EDPTX_SW_RST 16 +#define MT8195_TOPRGU_ADSPSYS_SW_RST 21 +#define MT8195_TOPRGU_DPTX_SW_RST 22 +#define MT8195_TOPRGU_SPMI_MST_SW_RST 23 + +#define MT8195_TOPRGU_SW_RST_NUM 16 + +#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8195 */ \ No newline at end of file -- 2.18.0