Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp4312027pxv; Tue, 27 Jul 2021 04:25:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz7KF6pY5mcNxQmFqSJJbjBBRoEA+Kg/wcJwfA+eUdN1POI5c3WjDgZQGC4qAWNVbiyWhpN X-Received: by 2002:a17:906:24c3:: with SMTP id f3mr21366564ejb.145.1627385125281; Tue, 27 Jul 2021 04:25:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627385125; cv=none; d=google.com; s=arc-20160816; b=x9T1fCXeL+a9XG2cN/G97iLkHfpahZGugxqPKNZdq62EoVLWMJPFs/dWJQ4u8mpIzh pj3VVlo9f23TgVLXutrB2isXy17Q3oSftj+I9LinSyvpLaP9eOoSRDjY8Hg1qclJ5+4e vrTUByPS0b/sKwdX+nDst/N7EpgDf3S7PXyB5lR2lAXHIDqHK/zUdK29XtqD9oVkFnn7 Zyrb8kTfW2ngR6zxiRkcwKS9hqL0xuU5AldJQPfPZ3E+R0XBLJNznQqmexR1vkToixhf B5Kk6+28fo97CvyL1FJ9DICsIUG3B4kGyzVo3j1ACAHjfTNVcOvhEu5Pwjd5VqKwqOuR 4VuA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=gFJ5ZQE8H3OoPkw295POboXhwgY8Y1vawk0JbFDW24E=; b=hSHwsE3l23oAX2RXLkq+nC5T1QIdIa4CcYbQjl/gJSPubCxXc3OnQqVV9/vYHHdoQ3 ZQGbOhN+cgfmb4eYTilfiKDn60VTibYcdQakhcgu729D5goelnrdN0G+IkBCmuZzGeG3 B1qJsgYnm0oEH0DwhA38kZ19mVDUx7qjn+Rl6uSgje1/t1ii/Vb3ovvb8HiqjVPbI6Ir Ui3KqTNl901qu/5uuMH1teKvPohTQJjo/9cwMTfSY98iVGQO1kE9l6xzGH0dZsFWK+Bb OQNYI8+7zySmmTPdeLElnNKoHPAos7TC+jLaKGc6V6vJ6WlqFu4hrTSifE515D7qlAuj qHRA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p12si3275788ejy.596.2021.07.27.04.25.02; Tue, 27 Jul 2021 04:25:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236479AbhG0LXq (ORCPT + 99 others); Tue, 27 Jul 2021 07:23:46 -0400 Received: from relmlor1.renesas.com ([210.160.252.171]:33438 "EHLO relmlie5.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S236284AbhG0LXo (ORCPT ); Tue, 27 Jul 2021 07:23:44 -0400 X-IronPort-AV: E=Sophos;i="5.84,273,1620658800"; d="scan'208";a="88912051" Received: from unknown (HELO relmlir5.idc.renesas.com) ([10.200.68.151]) by relmlie5.idc.renesas.com with ESMTP; 27 Jul 2021 20:23:43 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir5.idc.renesas.com (Postfix) with ESMTP id 4D1A740104C7; Tue, 27 Jul 2021 20:23:41 +0900 (JST) From: Lad Prabhakar To: Geert Uytterhoeven , Rob Herring , Linus Walleij , Magnus Damm , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org Cc: linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH v4 0/4] pin and gpio controller driver for Renesas RZ/G2L Date: Tue, 27 Jul 2021 12:23:24 +0100 Message-Id: <20210727112328.18809-1-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.17.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi All, This patch series adds pin and gpio controller driver for Renesas RZ/G2L SoC. RZ/G2L has a simple pin and GPIO controller combined similar to RZ/A2. This patch series applies on top of Linux 5.14-rc2 Cheers, Prabhakar Changes for v4: * Dropped explicit masking and used GENMASK() instead * Used GENMASK() for the macros to be consistent * Dropped unused var in rzg2l_pinctrl_set_mux() * Added a devres action to disable clk on failure Changes for v3: * Dropped clock patch from the series (its queued up already in renesas-clk-for-v5.15) * Included ACK form Geert for binding patch * Fixed review comments pointed by Geert * Fixed s/property/properties for patch 4/4 pointed by Sergei Changes for v2: * Added support for per pin pinmux support * Added support for pins to set configs * Dropped pfc-r9a07g044.c/h * Fixed review comments pointed by Geert * Included clock/reset changes * Included DTS/I changes v1: https://patchwork.kernel.org/project/linux-renesas-soc/cover/ 20210616132641.29087-1-prabhakar.mahadev-lad.rj@bp.renesas.com/ Lad Prabhakar (4): dt-bindings: pinctrl: renesas,rzg2l-pinctrl: Add DT bindings for RZ/G2L pinctrl pinctrl: renesas: Add RZ/G2L pin and gpio controller driver arm64: dts: renesas: r9a07g044: Add pinctrl node arm64: dts: renesas: rzg2l-smarc: Add scif0 pins .../pinctrl/renesas,rzg2l-pinctrl.yaml | 155 +++ arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 13 + arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi | 10 + drivers/pinctrl/renesas/Kconfig | 11 + drivers/pinctrl/renesas/Makefile | 1 + drivers/pinctrl/renesas/pinctrl-rzg2l.c | 1175 +++++++++++++++++ include/dt-bindings/pinctrl/rzg2l-pinctrl.h | 23 + 7 files changed, 1388 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.yaml create mode 100644 drivers/pinctrl/renesas/pinctrl-rzg2l.c create mode 100644 include/dt-bindings/pinctrl/rzg2l-pinctrl.h base-commit: 2734d6c1b1a089fb593ef6a23d4b70903526fe0c -- 2.17.1