Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp4588010pxv; Tue, 27 Jul 2021 10:57:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz6WLQhdXugt+Qi5Q3gnoJk6HuBu8g9y08MA32z6ooIrqhBjV3210FC2JCYOe5bT+kB2NnY X-Received: by 2002:a05:6402:1846:: with SMTP id v6mr11232188edy.198.1627408630016; Tue, 27 Jul 2021 10:57:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627408630; cv=none; d=google.com; s=arc-20160816; b=Lco4Dyvu1LmGDZSpvvwC4COCA7MXpL1Q39lyU2K9mCe4ZlbXEitCl/PDsFp6qH1kG5 ZDRMnUJIsf6RHscq56b3SXyDcXaYt0VhnhDghIL/x9Bgtz72gDNNRJeiDJ4a1IWX13FJ bsoG29M17DhdKCpWV6geiTQ9Tq1a7pf8CcBQPI8zJ9NmJmvtpI9gCzWxphBzdGwVZcLR GdiIxcjMwt7Tl03fvAW238stjeYnaW8u6J/nCMEFkYHwN7tjxUt/ZiOiMvehYt+jysDB 2C0QYr6dcubswTXstNrHzMgSusd/jHadVJaQFZWrFn6gqSZwT3WBpFXunYiu7fX4+xuX qUIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:date:to:cc:from:subject :references:in-reply-to:content-transfer-encoding:mime-version :dkim-signature; bh=vDofES3SKsNItFQNoFLSKBjmWxTDxCuWy4CH5P1eJeM=; b=fCSUT/FhOaGcKV0URFiwMhTuiRSAY2EpLrJQQg6yE2AOwPixnLdFcPviIzz9JN3/0/ nJykY4u7497A9vOT//gzDzqshJiFdrDtsR3KSgorOVioFWnA+PfNCyrA5RTEgwsV6gvX Z4/FKhtbZEHjaGyF0D9R9wpexbIU/gj+EIeas8wHNpaE5zodZ1WJzv7Z2lUCI9Nn3J4I KTmrBEOPqVKew2vhSWa/338WJ/T2HcYNKTzb+W9P5kTUuYpVdqf6JM440gmQ/ofTppUe liAK8mXDh3bZpAdrvGEb+vu1POfd5Qf7J0yVBhJbB4ywiB7haAsQog12LQK9x+w79Ziz VJGA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=tjdTwlfG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hy15si3571807ejc.28.2021.07.27.10.56.46; Tue, 27 Jul 2021 10:57:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=tjdTwlfG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231426AbhG0Ryx (ORCPT + 99 others); Tue, 27 Jul 2021 13:54:53 -0400 Received: from mail.kernel.org ([198.145.29.99]:45038 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229607AbhG0Ryx (ORCPT ); Tue, 27 Jul 2021 13:54:53 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id AC97D60F4F; Tue, 27 Jul 2021 17:54:52 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1627408492; bh=vDofES3SKsNItFQNoFLSKBjmWxTDxCuWy4CH5P1eJeM=; h=In-Reply-To:References:Subject:From:Cc:To:Date:From; b=tjdTwlfGkepY7R75CwWAPDawT+8gCYJ+rdXZKmc6ZECrbswaR5PpjeL3McmbPb3WN i9kJBtOFKVBTK6GSHGKbV3tdrQOmbtuBguPIheFeYDg6v5m0pdZ4Wy4vCMi1yZdvR9 +9EBWWOQIDHNyKU/C+Qos8QC8DA59C0Nnm5U344l5YQ71KMkkpZ6uDrJ/TyRQxxiZ3 H+dpfLnnc7XOysXp5g5/2N/mHP09MwcP7wO+tt9cMlfR17RKdh1edluYrsvUXGWRLB wLmpVHtmV7Fkbr0yqUnpZFDiClxEugXsnl0q4voS7TTjx2RIVzcJHDqa8N9SYym09X Ku6hMiESQdkRA== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <20210726105719.15793-7-chun-jie.chen@mediatek.com> References: <20210726105719.15793-1-chun-jie.chen@mediatek.com> <20210726105719.15793-7-chun-jie.chen@mediatek.com> Subject: Re: [v14 06/21] clk: mediatek: Fix asymmetrical PLL enable and disable control From: Stephen Boyd Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, srv_heupstream@mediatek.com, Project_Global_Chrome_Upstream_Group@mediatek.com, Weiyi Lu , Chun-Jie Chen To: Chun-Jie Chen , Matthias Brugger , Nicolas Boichat , Rob Herring Date: Tue, 27 Jul 2021 10:54:50 -0700 Message-ID: <162740849051.2368309.17691414587415743961@swboyd.mtv.corp.google.com> User-Agent: alot/0.9.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Chun-Jie Chen (2021-07-26 03:57:04) > In fact, the en_mask is a combination of divider enable mask > and pll enable bit(bit0). > Before this patch, we enabled both divider mask and bit0 in prepare(), > but only cleared the bit0 in unprepare(). > In the future, we hope en_mask will only be used as divider enable mask. > The enable register(CON0) will be set in 2 steps: > first is divider mask, and then bit0 during prepare(), and vice versa. > But considering backward compatibility, at this stage we allow en_mask > to be a combination or a pure divider enable mask. > And then we will make en_mask a pure divider enable mask in another > following patch series. >=20 > Reviewed-by: Ikjoon Jang > Signed-off-by: Weiyi Lu > Signed-off-by: Chun-Jie Chen > --- Applied to clk-next