Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp4903500pxv; Tue, 27 Jul 2021 20:54:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyPt0RFV70toR5EyhRR3vK7B0izP0bY+on94JGjd/Z27XSdYRfOQ4VR/Y1givSp5G2wpi5s X-Received: by 2002:a17:907:7848:: with SMTP id lb8mr25171531ejc.494.1627444476378; Tue, 27 Jul 2021 20:54:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627444476; cv=none; d=google.com; s=arc-20160816; b=XICQRPyCMtX5hVHVrhUpRHoS9QgIeKc4gC55ysE133WaBpslYx+SscPI2LSrE9W6WU lpOywIxAerm8gErZQdcR8vqV7MzfNp9fpDg02uccU7UkvQn/jZU99vpyWCKFeKZrphp+ YhdulIZ+83D+J7k2ZiLzNIK+Q07x6gwNIn/i+qoyiizy1AXHFlaMxK9/ukeMN6kggXyf m1me1sPjYnJ3bv2iR3fTrse3sizuXHGefm7xMnxIDJxjHmV/UGNqVWTcoGSjRFFS5pby Abr1A81121xanZxXaHXH8LreEQpR8LsksQcHzPo7rV57IIbAgRuPYcgPoomW/d662u6E 5v9g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=FrYnTL9TwFuN1vt+KIlBzufA7x0qW3I2Fexno73Yt48=; b=FJvuch//ZDRKItd0u0w9NSMSPsTg1VFSD/QisZ6Xyb795ks2zXyARsRtaV16XGv9zG N41j2cz7L/Xlhht2rWNa7SDUrx1wSne+NwON0pN7RHvaUNp/JQkZpohdaULol1ypuHwC IQsviedN4SADFps1DRVg3yMLQ/piKXgCmhZFkkAdZp0Sf48W99VyDlrx90q4hfQ3nsDm n6XXhPsGfI7x71m54debP8QIIzYmCC+I5Dx4wB5S9dYb8qAZZlFKOM3mbr9HccSOHtOT wL8jLHyOFjnBzTBe/DAzghwV7dOFfHQZ9pLSLIozC/LN7WhLyxn/to9iCeCZEwIE+PLR D5Yg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="fhEo/9S/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y8si4593535edu.495.2021.07.27.20.53.50; Tue, 27 Jul 2021 20:54:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="fhEo/9S/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233646AbhG1DuZ (ORCPT + 99 others); Tue, 27 Jul 2021 23:50:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33450 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233500AbhG1DuY (ORCPT ); Tue, 27 Jul 2021 23:50:24 -0400 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9F22CC061760 for ; Tue, 27 Jul 2021 20:50:22 -0700 (PDT) Received: by mail-pj1-x1036.google.com with SMTP id o44-20020a17090a0a2fb0290176ca3e5a2fso2309820pjo.1 for ; Tue, 27 Jul 2021 20:50:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=FrYnTL9TwFuN1vt+KIlBzufA7x0qW3I2Fexno73Yt48=; b=fhEo/9S/wQeVXZquGw+9zVLckVKnGYZh+T7rRsd6PhQg2LBRt1Ck8ZEKUrlUMzv3/1 8Y3sRPsi453vXiocWpkYZZhaVctDrrbvrS89J1RW26204oVmMFiY4+TVYFvwCYtvdmT9 s47YInBTw8O6N4tSznKwUSLhqr0B4PFo5WG93Vy3cCOOQf8exiEYzbcOd+hbIpqrvymB b2WwbnhHXsuXOzZ5tQN8Tav9SDbybB70/3dguZkRkjFS/pcQ8hYfIdhR6v0/6odAsvgy ZRKpNihXQAkh48QiYZjgUb1qtgh+7kzqWjmdcK6kBlFdyt9SMiJXPY9CdehNii/rjfh/ TfTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=FrYnTL9TwFuN1vt+KIlBzufA7x0qW3I2Fexno73Yt48=; b=hap/IXs5ytK4v/o+wvf+QE0IK+n99boBUjHHILycX/rqMpOgVy4x4jHeROYIcQLeTi qBjmiYc1BglS19qichOXEgWeauI2Gx4W99T6v2OeNmQAe58kN2cl/7c8F2hYo8b9l/dV XZ0IAmBrrb69NnCyic7/vKDWy4sR6i6le5n5MLR8Zhdw+WqJePoUkbVxK5DKR34rcMDz b8PEJbkhLJcMI1Jrn5PiY1JszHaiRju1ss4u+yShSIU/oZwurZxYNOS/zQvstYpv6UCS Pv6dX+J1WuM+MydDqjy/EUX4x9S0EdB56Z03rEODXGR3JWHyVGS7nRkFmuj9VqwskUUL x37g== X-Gm-Message-State: AOAM532e4x9nIK718RJdohTI4RqGKR4R7J4hT1+he0xy1H/FRB4Iv3nZ weIcMLAs/6HjeobGBfN94T7yGA== X-Received: by 2002:a63:6d84:: with SMTP id i126mr10689629pgc.97.1627444222026; Tue, 27 Jul 2021 20:50:22 -0700 (PDT) Received: from localhost ([122.172.201.85]) by smtp.gmail.com with ESMTPSA id f4sm5784513pgs.3.2021.07.27.20.50.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jul 2021 20:50:16 -0700 (PDT) Date: Wed, 28 Jul 2021 09:20:14 +0530 From: Viresh Kumar To: Thara Gopinath Cc: agross@kernel.org, bjorn.andersson@linaro.org, rui.zhang@intel.com, daniel.lezcano@linaro.org, rjw@rjwysocki.net, robh+dt@kernel.org, steev@kali.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [Patch v4 3/6] cpufreq: qcom-cpufreq-hw: Add dcvs interrupt support Message-ID: <20210728035014.25mgvrpnraxfslq7@vireshk-i7> References: <20210727152512.1098329-1-thara.gopinath@linaro.org> <20210727152512.1098329-4-thara.gopinath@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210727152512.1098329-4-thara.gopinath@linaro.org> User-Agent: NeoMutt/20180716-391-311a52 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 27-07-21, 11:25, Thara Gopinath wrote: > +static void qcom_lmh_dcvs_notify(struct qcom_cpufreq_data *data) > +{ > + /* In the unlikely case cpufreq is de-registered do not enable polling or h/w interrupt */ > + > + spin_lock(&data->throttle_lock); > + if (data->cancel_throttle) { > + spin_unlock(&data->throttle_lock); > + return; > + } > + spin_unlock(&data->throttle_lock); > + > + /* > + * If h/w throttled frequency is higher than what cpufreq has requested for, stop > + * polling and switch back to interrupt mechanism > + */ > + > + if (throttled_freq >= qcom_cpufreq_hw_get(cpumask_first(policy->cpus))) > + /* Clear the existing interrupts and enable it back */ > + enable_irq(data->throttle_irq); > + else > + mod_delayed_work(system_highpri_wq, &data->throttle_work, > + msecs_to_jiffies(10)); > +} > +static void qcom_cpufreq_hw_lmh_exit(struct qcom_cpufreq_data *data) > +{ > + if (data->throttle_irq <= 0) > + return; > + > + spin_lock(&data->throttle_lock); > + data->cancel_throttle = true; > + spin_unlock(&data->throttle_lock); > + cancel_delayed_work_sync(&data->throttle_work); > + free_irq(data->throttle_irq, data); > +} Lets see if we can still make it break :) CPU0 CPU1 qcom_lmh_dcvs_notify() qcom_cpufreq_hw_lmh_exit() spin_unlock() spin_lock(), cancel_throttle = true spin_unlock() cancel_delayed_work_sync() mod_delayed_work() free_irq() kfree(data) qcom_lmh_dcvs_poll() Uses data. Sorry, locking is fun :) -- viresh