Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp5426742pxv; Wed, 28 Jul 2021 10:25:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxNV4S5kRcHbjJLlwij53Rz7lDWo3iOIfDynIcnz2Z8WkM1Elb5X0J2kU70DwBkFesIZWBW X-Received: by 2002:a05:6602:1d4:: with SMTP id w20mr423264iot.121.1627493144114; Wed, 28 Jul 2021 10:25:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627493144; cv=none; d=google.com; s=arc-20160816; b=0c0IIYKA8Nu4P7cV6sH/cGkt0okXQsmCIpEscLIYfRR0YeZ+Z1DuuKVqTwx2mckGkm UFjcgfkqdmHpDd3graHiC+XrCgmygJAG6UJ132RqDmTeoPvfv381GzRAz4DoGNosQyLq gMVPrxKwa6P1zpFhDo0Tasrib/RyXC67ClXgRY1m4k5YGC6k6JeBQVI5rD08CYQl2lVb ept3z2mJbKgUz+sVwMeoj6EcgffB6eFxovnMDNd/Yd9zd440byJQbZNQHwOo5F/YjYWp 3KhpKefzr2eoqAPkEg1M0uindrlOwoH5FIGmBEonl1XO21pLrAbpAfs3WtHwcqcMQ6h9 z/sQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :message-id:subject:cc:to:from:date:dkim-signature; bh=sQTCV+JANCsdhTIxmEXxBe4m8HT7VUyGKk7/a5wplIM=; b=B62GUAeb20yL6K9lwF3iLpLoV91gdvLdVHx56ScnReajnxgg4yFwVR6nflIN0tJmDK Q6++lYJJ+HzkVNJ7wIu5X6EVt/+sSr3pLPL/HYOVHimmBu5C4wRDjI5GmhVgxh8/ZJy4 vrMPehU9+vkHb2sGADhbf+JrPRoTXpuPJ8Gtm76AykLI//n3IU3ZZxlBdjso4lJ2h6ms lZgDMiUWTHm4EQ9QqHTgJtUhDRi0iltMJk+cYyNM+oBw9UillDMeiejHmCTQ/28CD4qn XMdsvAoYwK7I38hmv1u1L9r5QEfVTOyKo6dAOPednOPLYuGf1DNbGG7O33Fmt1rfTNar OX7w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=OCuGJYbV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g2si566061ioo.75.2021.07.28.10.25.33; Wed, 28 Jul 2021 10:25:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=OCuGJYbV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230346AbhG1RYL (ORCPT + 99 others); Wed, 28 Jul 2021 13:24:11 -0400 Received: from mail.kernel.org ([198.145.29.99]:53338 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229567AbhG1RYK (ORCPT ); Wed, 28 Jul 2021 13:24:10 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id F04C161037; Wed, 28 Jul 2021 17:24:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1627493048; bh=3SS3nFiND2iFM+2T1HAsagKAWl7P4KCrhfWet+mqRIc=; h=Date:From:To:Cc:Subject:In-Reply-To:From; b=OCuGJYbVyXmtHauhcVxYCcwnMgAMVM/lLZ22bXdi+1Xfu9zROHduBse/LUcjv46Mh 8apgZyJnQ2dLIeSQStZFdM1qqeiVsR6dAFdWZ1fD3gIbvIjQqX3SJHNOavTzz6XqCB whPbGi+H3ey4ObpxW9Pfrs0ziY+9sDiocmAQZzgyy18Sn0pk7PAik33WQAd2gqquIN DQenO5pgNq4rbyjLuA60Ipnh92xTTZUwZu3SUMlCW7qyDDT78/XVLGsqDNIfxGonHV GrNta7bAlnkZ7erU0ilFglr2GWPa5cJp9UkQ1i/tOdYeUrVAoG71ai25ol6t0vdRxI wtoDBKmd8o7VA== Date: Wed, 28 Jul 2021 12:24:06 -0500 From: Bjorn Helgaas To: Shanker Donthineni Cc: Bjorn Helgaas , Alex Williamson , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, kw@linux.com, Len Brown , "Rafael J . Wysocki" , Sinan Kaya , Amey Narkhede Subject: Re: [PATCH v12 0/8] PCI: Expose and manage PCI device reset Message-ID: <20210728172406.GA832360@bjorn-Precision-5520> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210716151946.690-1-sdonthineni@nvidia.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Jul 16, 2021 at 10:19:38AM -0500, Shanker Donthineni wrote: > PCI and PCIe devices may support a number of possible reset mechanisms > for example Function Level Reset (FLR) provided via Advanced Feature or > PCIe capabilities, Power Management reset, bus reset, or device specific reset. > Currently the PCI subsystem creates a policy prioritizing these reset methods > which provides neither visibility nor control to userspace. > > Expose the reset methods available per device to userspace, via sysfs > and allow an administrative user or device owner to have ability to > manage per device reset method priorities or exclusions. > This feature aims to allow greater control of a device for use cases > as device assignment, where specific device or platform issues may > interact poorly with a given reset method, and for which device specific > quirks have not been developed. > > Changes in v12: > - Corrected subject in 0/8 (cover letter). > > Changes in v11: > - Alex's suggestion fallback back to other resets if the ACPI RST > fails. Fix "s/-EINVAL/-ENOTTY/" in 7/8 patch. Sorry I missed the fact that you posted the v12 of this series when I looked at the v10 from Amey yesterday. But the only code change from v10 to v12 is the pci_dev_acpi_reset() return value change, so my comments should all apply to this v12.