Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp5709674pxv; Wed, 28 Jul 2021 18:15:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy+5Lfi4XWQrr3xSlAaH5onlku4u9uLfFnLRPHfaTDO/K8uJcb7OE+FNlRLNZq4p43Ci1ft X-Received: by 2002:a92:d84f:: with SMTP id h15mr1865092ilq.12.1627521338393; Wed, 28 Jul 2021 18:15:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627521338; cv=none; d=google.com; s=arc-20160816; b=hrNl79DZj8ukKPVxWhcUtkd7nyrLTwc5aTAhS+7TP8SBPhU9eYHmgV+SX/iMpgJRJ8 q0GjiQjqcnEM6WIATHf7fCvKGdQlYA86A3mnHGxzjeSKQ6tRCnWQ7gWSkXbjxsjEfC5L MvosR7UtlHd+kWGvsnQ8TWeTlrO/SWAKLVRJDE9EtN2EWWjUqeMtIRJDJ5xMYWpD9Y7M eASHi3ak6uUaRDDmJ0RRXdNlzrH4Wt//p20riYy3qWhrbyVl/VJ/gWUp2/mma8ilTjzj OfWy5ZbM1h0JFoLqLSu4058pbX6LVi5bArYkBxxUZd22sygZ9X0yIKzMZGmCxfeaxY9N +oQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=n7KtNVspcb4XzqdKh2MIx/flQTFZw3JV2/X+wQq/Iuw=; b=rPLOO7GWYaeIcQ3MOIQSP3otP/KIYpr3hOynLyw91tFbpBRTeQypCViFtIfY0SX0oo Kk1yBbSlUTqAbGI7aRPJpFIzXPNlotsBc0H1A6LelWzVkx6xRbtKumhWXPD1MHs39oI0 tivtal37H+CStyF6KzNjEt88JP0rfGNrbsXIA5UZDRw81yxKqPdgCS35LYSC9eg6YLyL Pq6c77gGI3zrMKh/jrTLJIBDz7tYEjoT1bA+8CLHMcDyf8iXxVbFMP1iEuGaj/kVKmH1 yuA09xLXpetiKVOX5jC5yACY653sSkYl52CqW2J5B6iCLgxcAKrgrl/nP10RRnCmOpN9 +Cdg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@quicinc.com header.s=qcdkim header.b=vFkeEauQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d9si1401006ila.112.2021.07.28.18.15.27; Wed, 28 Jul 2021 18:15:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@quicinc.com header.s=qcdkim header.b=vFkeEauQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233256AbhG2BNv (ORCPT + 99 others); Wed, 28 Jul 2021 21:13:51 -0400 Received: from alexa-out-sd-01.qualcomm.com ([199.106.114.38]:18606 "EHLO alexa-out-sd-01.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233067AbhG2BNq (ORCPT ); Wed, 28 Jul 2021 21:13:46 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1627521224; x=1659057224; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=TT6H1LTJc5D9BENIvvBWTikBFkwSSOsfTIGLszPVMv8=; b=vFkeEauQtLqg21iftGequ9m9e4vRGa3LDhT6iqHhUCH2vwPCJp5FXgX/ myKRubtnnGtNj/HxpgtIolMbUYw3D5+iEACZcj5h6CYDF2gcP9OzcIyZ5 DjnHy2LXn2Tc9US83/8tsDdeKgMgd3mT46BubDSGPrFn0ZeDlxrwMnQzI k=; Received: from unknown (HELO ironmsg02-sd.qualcomm.com) ([10.53.140.142]) by alexa-out-sd-01.qualcomm.com with ESMTP; 28 Jul 2021 18:13:44 -0700 X-QCInternal: smtphost Received: from nasanexm03e.na.qualcomm.com ([10.85.0.48]) by ironmsg02-sd.qualcomm.com with ESMTP/TLS/AES256-SHA; 28 Jul 2021 18:13:44 -0700 Received: from fenglinw-gv.qualcomm.com (10.80.80.8) by nasanexm03e.na.qualcomm.com (10.85.0.48) with Microsoft SMTP Server (TLS) id 15.0.1497.23; Wed, 28 Jul 2021 18:13:42 -0700 From: Fenglin Wu To: , , CC: , , , Abhijeet Dharmapurikar Subject: [PATCH V1 1/9] spmi: pmic-arb: add a print in cleanup_irq Date: Thu, 29 Jul 2021 09:12:39 +0800 Message-ID: <1627521167-18848-2-git-send-email-quic_fenglinw@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1627521167-18848-1-git-send-email-quic_fenglinw@quicinc.com> References: <1627521167-18848-1-git-send-email-quic_fenglinw@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanexm03e.na.qualcomm.com (10.85.0.48) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Abhijeet Dharmapurikar The cleanup_irq() was meant to clear and mask interrupts that were left enabled in the hardware but there was no interrupt handler registered for it. Add an error print when it gets invoked. Signed-off-by: Abhijeet Dharmapurikar Signed-off-by: David Collins Signed-off-by: Fenglin Wu --- drivers/spmi/spmi-pmic-arb.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/spmi/spmi-pmic-arb.c b/drivers/spmi/spmi-pmic-arb.c index bbbd311..295e19f 100644 --- a/drivers/spmi/spmi-pmic-arb.c +++ b/drivers/spmi/spmi-pmic-arb.c @@ -489,6 +489,8 @@ static void cleanup_irq(struct spmi_pmic_arb *pmic_arb, u16 apid, int id) u8 per = ppid & 0xFF; u8 irq_mask = BIT(id); + dev_err_ratelimited(&pmic_arb->spmic->dev, "%s apid=%d sid=0x%x per=0x%x irq=%d\n", + __func__, apid, sid, per, id); writel_relaxed(irq_mask, pmic_arb->ver_ops->irq_clear(pmic_arb, apid)); if (pmic_arb_write_cmd(pmic_arb->spmic, SPMI_CMD_EXT_WRITEL, sid, -- Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project.