Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp6556489pxv; Thu, 29 Jul 2021 18:22:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzjXWB0lVgqiJrvy7xY1NSs6Na3R2iKurJhZxAD9Vl93zJe4djfXD8L4ZJBVLZHFxo8a0qX X-Received: by 2002:a05:6638:39cd:: with SMTP id o13mr26012jav.12.1627608146149; Thu, 29 Jul 2021 18:22:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627608146; cv=none; d=google.com; s=arc-20160816; b=0QHNRri9fYxTZfB0S+ktmd1OFTBPyUk/kkL8P+o3A4WSIfN9W3SoSF874WlzHB58sJ Gjfxr82JZ+lFh0sUXrs3mjlEL2AGckdYDOf7qt/vNORuZv60EYTGSJXCWPvmgbWioW3/ jub5fjKnn38qvn2TNSw5Eu/ynWKRaF3mY1RcmgNib8rdEX3xFeiSNWvDPcYvbLmUMvmW Nd6YA5rYwnq3EGdjk2T7eOaoSm0AUpJe4NPoTkPQdT3zp+zl0GlHrJ308476esYKIQsC REZ4sfg0pJU6f0NAtqQgD86FqRmgxVEXHBQbsKzvCtJPBKNH0CD7Z5T2nwIAtt8QmOPF qRkw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to :mime-version:user-agent:date:message-id:from:cc:references:to :subject; bh=2PM1sTfeN0b4H+nF+HZ7fhHBGa9835rXGHGIbSdUgxc=; b=Q6V9YqymR5v4p+Qe+OZm8ctZQGzXjU+burn3kByRl9E4cJgSSWjPhx5B/NI6Gb2lpd FwSAcLSD6rS+lJ4bXVDJ0ggC7+gmv7Omh0mzJDlJX+5TEbQW2RHfPQK7QQwqLKA4Fsfr QNmUfTPB8Ly+ek0qqCOfnFPbtrRKEFWRc6DLBJn55sjwe2V5xG/IwuU1MvQOKRaNGCVU 4wKldSq0f1IfbjTG0Uye+wPs8sht0h5z3gbDPhK1qIaZb0CFTBn4japd+Om19FO3QkyI x+SCADXPTKFCEJUaVgpyoA2IcfgfxOO3nSOzgkjt1Dz5RzlcRdAtAYZw2IMCeA7QvqSz Zo6Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=hisilicon.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l15si6176917jad.101.2021.07.29.18.22.12; Thu, 29 Jul 2021 18:22:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=hisilicon.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233557AbhG3BV1 (ORCPT + 99 others); Thu, 29 Jul 2021 21:21:27 -0400 Received: from szxga02-in.huawei.com ([45.249.212.188]:7898 "EHLO szxga02-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229667AbhG3BV0 (ORCPT ); Thu, 29 Jul 2021 21:21:26 -0400 Received: from dggeme756-chm.china.huawei.com (unknown [172.30.72.57]) by szxga02-in.huawei.com (SkyGuard) with ESMTP id 4GbTz14l6hz7x3G; Fri, 30 Jul 2021 09:17:33 +0800 (CST) Received: from [127.0.0.1] (10.40.193.166) by dggeme756-chm.china.huawei.com (10.3.19.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Fri, 30 Jul 2021 09:21:19 +0800 Subject: Re: [PATCH v2 00/24] iommu: Refactor DMA domain strictness To: Robin Murphy , , References: <49c7ca2c-11a3-ff93-05bc-feb482a79980@hisilicon.com> <942c3da1-fb79-967a-d50e-4cbf5331261c@arm.com> CC: Maxime Ripard , Jean-Philippe Brucker , Heiko Stuebner , Geert Uytterhoeven , , Chunyan Zhang , , , , "linuxarm@huawei.com" From: "chenxiang (M)" Message-ID: <08de8f83-addc-8547-eca1-912323402e2f@hisilicon.com> Date: Fri, 30 Jul 2021 09:21:18 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:45.0) Gecko/20100101 Thunderbird/45.2.0 MIME-Version: 1.0 In-Reply-To: <942c3da1-fb79-967a-d50e-4cbf5331261c@arm.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.40.193.166] X-ClientProxiedBy: dggems703-chm.china.huawei.com (10.3.19.180) To dggeme756-chm.china.huawei.com (10.3.19.102) X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 在 2021/7/29 18:59, Robin Murphy 写道: > On 2021-07-29 03:55, chenxiang (M) wrote: >> Hi Robin, >> >> >> 在 2021/7/28 23:58, Robin Murphy 写道: >>> Hi all, >>> >>> Here's v2 where things start to look more realistic, hence the expanded >>> CC list. The patches are now based on the current iommu/core branch to >>> take John's iommu_set_dma_strict() cleanup into account. >>> >>> The series remiains in two (or possibly 3) logical parts - for people >>> CC'd on cookie cleanup patches, the later parts should not affect you >>> since your drivers don't implement non-strict mode anyway; the cleanup >>> is all pretty straightforward, but please do yell at me if I've managed >>> to let a silly mistake slip through and broken your driver. >>> >>> This time I have also build-tested x86 as well as arm64 :) >> >> I have tested those patchset on ARM64 with SMMUV3, and the testcases >> are as follows: >> - Boot with iommu.strict=0, running fio and it works well; >> - Boot with iommu.strict=1, running fio and it works well; >> - Change strict mode to lazy mode when building, the change takes >> effect; >> - Boot without iommu.strict(default strict mode), change the sysfs >> interface type from DMA to DMA-FQ dynamically during running fio, and >> it works well; >> - Boot without iommu.strict(default strict mode), change the sysfs >> interface type from DMA-FQ to DMA dynamically, and it is not allowed >> and print "Device or resource busy" >> (i know it is qualified, and we can change no-strict mode to strict >> by unbind the driver -> change the sysfs interface (type)->bind the >> driver (tested this and it works well), >> but i have a small question: is it also possible to change from >> DMA-FQ to DMA dynamically? ) > > As patch #22 mentions, I think it's possible in principle, but it's > certainly trickier. When enabling a flush queue, it doesn't matter if > it takes a while for other threads to notice that cookie->fq_domain is > now set and stop doing synchronous invalidations (and in the SMMU case > it seems like there are probably enough dependencies to additionally > prevent the io_pgtable quirk being observable before that). However > when disabling, we'd need to be absolutely sure that the driver *has* > started invalidating strictly before we stop queueing freed IOVAs, > plus we need to be absolutely sure that we've stopped queueing freed > IOVAs before we attempt to tear down the flush queue itself. I'm not > sure off-hand how feasible it would be to put all that synchronisation > in the right places without it also impacting normal operation. > > Furthermore, as also noted, there doesn't seem to be a good reason for > ever actually needing to do that. If a device isn't trusted, it should > be given a strict domain *before* any driver has a chance to start > doing anything, or your trust model is broken and pretty useless. I > can imagine some niche debugging/benchmarking cases where it might > help save a bit of effort, but nothing with a strong enough > justification to be worth supporting in mainline. Ok, thanks. > >> Anyway, please feel free to add : >> Tested-by: Xiang Chen > > That's great, thanks! > > Robin. > >>> Changes in v2: >>> >>> - Add iommu_is_dma_domain() helper to abstract flag check (and help >>> avoid silly typos like the one in v1). >>> - Tweak a few commit messages for spelling and (hopefully) clarity. >>> - Move the iommu_create_device_direct_mappings() update to patch #14 >>> where it should have been. >>> - Rewrite patch #20 as a conversion of the now-existing option. >>> - Clean up the ops->flush_iotlb_all check which is also made redundant >>> by the new domain type >>> - Add patch #24, which is arguably tangential, but it was something I >>> spotted during the rebase, so... >>> >>> Once again, the whole lot is available on a branch here: >>> >>> https://gitlab.arm.com/linux-arm/linux-rm/-/tree/iommu/fq >>> >>> Thanks, >>> Robin. >>> >>> >>> CC: Marek Szyprowski >>> CC: Yoshihiro Shimoda >>> CC: Geert Uytterhoeven >>> CC: Yong Wu >>> CC: Heiko Stuebner >>> CC: Chunyan Zhang >>> CC: Chunyan Zhang >>> CC: Maxime Ripard >>> CC: Jean-Philippe Brucker >>> >>> Robin Murphy (24): >>> iommu: Pull IOVA cookie management into the core >>> iommu/amd: Drop IOVA cookie management >>> iommu/arm-smmu: Drop IOVA cookie management >>> iommu/vt-d: Drop IOVA cookie management >>> iommu/exynos: Drop IOVA cookie management >>> iommu/ipmmu-vmsa: Drop IOVA cookie management >>> iommu/mtk: Drop IOVA cookie management >>> iommu/rockchip: Drop IOVA cookie management >>> iommu/sprd: Drop IOVA cookie management >>> iommu/sun50i: Drop IOVA cookie management >>> iommu/virtio: Drop IOVA cookie management >>> iommu/dma: Unexport IOVA cookie management >>> iommu/dma: Remove redundant "!dev" checks >>> iommu: Introduce explicit type for non-strict DMA domains >>> iommu/amd: Prepare for multiple DMA domain types >>> iommu/arm-smmu: Prepare for multiple DMA domain types >>> iommu/vt-d: Prepare for multiple DMA domain types >>> iommu: Express DMA strictness via the domain type >>> iommu: Expose DMA domain strictness via sysfs >>> iommu: Merge strictness and domain type configs >>> iommu/dma: Factor out flush queue init >>> iommu: Allow enabling non-strict mode dynamically >>> iommu/arm-smmu: Allow non-strict in pgtable_quirks interface >>> iommu: Only log strictness for DMA domains >>> >>> .../ABI/testing/sysfs-kernel-iommu_groups | 2 + >>> drivers/iommu/Kconfig | 80 >>> +++++++++---------- >>> drivers/iommu/amd/iommu.c | 21 +---- >>> drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 25 ++++-- >>> drivers/iommu/arm/arm-smmu/arm-smmu.c | 29 ++++--- >>> drivers/iommu/arm/arm-smmu/qcom_iommu.c | 8 -- >>> drivers/iommu/dma-iommu.c | 44 +++++----- >>> drivers/iommu/exynos-iommu.c | 18 +---- >>> drivers/iommu/intel/iommu.c | 23 ++---- >>> drivers/iommu/iommu.c | 53 +++++++----- >>> drivers/iommu/ipmmu-vmsa.c | 27 +------ >>> drivers/iommu/mtk_iommu.c | 6 -- >>> drivers/iommu/rockchip-iommu.c | 11 +-- >>> drivers/iommu/sprd-iommu.c | 6 -- >>> drivers/iommu/sun50i-iommu.c | 12 +-- >>> drivers/iommu/virtio-iommu.c | 8 -- >>> include/linux/dma-iommu.h | 9 ++- >>> include/linux/iommu.h | 15 +++- >>> 18 files changed, 171 insertions(+), 226 deletions(-) >>> >> >> > > . >