Received: by 2002:a05:6a10:c7c6:0:0:0:0 with SMTP id h6csp1682506pxy; Mon, 2 Aug 2021 07:48:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxolwtitWsNI/DM7NQPBIb9EkL3opQF2+AAry4Se6zxsco1Gm35CVqo5Bc7ACoxL/8Ybm7A X-Received: by 2002:a17:906:a18b:: with SMTP id s11mr16176556ejy.8.1627915681771; Mon, 02 Aug 2021 07:48:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627915681; cv=none; d=google.com; s=arc-20160816; b=BPxJ+0l+PMktqunPDersWuAwbum5hnmAigCDLfr4kdfRmAQaXG3CfksKkyeJegm1AV /bioutw3Ew+C11atdERFKAEi90iolXaOwuJ2PHIU9+aOsr0Iy7WCw9oItP4+HBCiL8rV ZLxhjiGPyIg4TQvBwVCAlzcMxQK6JFcav+kzATuHy6aas/9pqcWAQikXyBXkuGSN1qML AAkx7PRtXQG3T5Iw+Rjyw6dL49w0KKH4dJPPPq53ZjsQOiAnGiTdRPhK4csXrRu/fl3W 2eK/rT6K4/wVCu+3EFWV6quXepeyZXJ5LlRndsn3NfuVi328ErPfzv2LuviQZexlSeb/ /fVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=U2Z22vTby5biq7ncxOtOdDzL2/I6deSMR0RCDXqY4rY=; b=fBiTNctyQf62cAdwvALsIKAS9d7eFI9KefNfDU1my5C6e31KYzCIHgVHnSssTRKCaw 2iAcCZVFNA+XOXEJ6NXwlIBKQvtpPsh9iocuHX7e019lLHuzxxbO5zArhYsm7FzecyTO mJrXr9/hBXVfc6PShrHBmMj9EbUhLqS20TPE6ir1TQbWxxWWN2TxC2Ev5qXSwi11z0gh 77UqY4PcnO61hREH2m3kBwhd8wSSMGW2D+P7vH5IkwtiMeWmMjgkBdRK1RgLtYTJUOyS D4vErre/iwGj+hVQw9ilg0oths+Qau8q3jgZ2JuKCj+aQkJvIz3lWs92Bb8id0e3LOxw i8hg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=C7nIRzYn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y12si1781531edp.290.2021.08.02.07.47.31; Mon, 02 Aug 2021 07:48:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=C7nIRzYn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234573AbhHBOqK (ORCPT + 99 others); Mon, 2 Aug 2021 10:46:10 -0400 Received: from mail.kernel.org ([198.145.29.99]:48818 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234199AbhHBOqD (ORCPT ); Mon, 2 Aug 2021 10:46:03 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 3A16C60E97; Mon, 2 Aug 2021 14:45:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1627915554; bh=Gn6aJIz4qbLtWhu0ndvUgCY6f/5Zfl8nTLtnA2Awyxk=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=C7nIRzYn9fNJNwMx9n4bxSR0d29yPFnS2OvhO9q8J6fHvAHqffixET+GD4vKqPxcc Lssasy6BYnhikjejGqawc+AMg2NsaLX6aYYrwVrJdRl2LWCJKXjGu6Xp5CG0lwVqMN tMPKYHTYvBdJAiXsxxRR7DCCq2KIq9CF1WeOK8iQNUi+KrUM/vSM/jcSHm+L8EGlN4 YTH+YsMTT5j3o66nQaqTrzXghTl59jX5ZQQFU1PTRcd201HYk3qsLJRMY7UECfpdQC gSyl48nac7yIOGjTTNVHDRzs5a5Q3y5yfBA4ijD9HQA+2VEQ8aKb8KcFC/5tuUt7Fs o399TURJC8Stw== Received: by pali.im (Postfix) id EE1E6B98; Mon, 2 Aug 2021 16:45:53 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Michael Turquette , Stephen Boyd , Rob Herring , Greg Kroah-Hartman Cc: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Vladimir Vid , =?UTF-8?q?Marek=20Beh=C3=BAn?= , linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 3/6] dt-bindings: mvebu-uart: document DT bindings for marvell,armada-3700-uart-clock Date: Mon, 2 Aug 2021 16:45:26 +0200 Message-Id: <20210802144529.1520-4-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210802144529.1520-1-pali@kernel.org> References: <20210624224909.6350-1-pali@kernel.org> <20210802144529.1520-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This change adds DT bindings documentation for device nodes with compatible string "marvell,armada-3700-uart-clock". Signed-off-by: Pali Rohár --- .../bindings/clock/armada3700-uart-clock.yaml | 49 +++++++++++++++++++ 1 file changed, 49 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml b/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml new file mode 100644 index 000000000000..5ef04f3affda --- /dev/null +++ b/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/marvell,armada-3700-uart-clock# +$schema: http://devicetree.org/meta-schemas/core.yaml# +title: Marvell Armada 3720 UART clocks +properties: + compatible: + const: marvell,armada-3700-uart-clock + reg: + items: + - description: UART Clock Control Register + - description: UART 2 Baud Rate Divisor Register + clocks: + description: | + List of parent clocks suitable for UART from following set: + "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal" + UART clock can use one from this set and when more are provided + then kernel would choose and configure the most suitable one. + It is suggest to specify at least one TBG clock to achieve + baudrates above 230400 and also to specify clock which bootloader + used for UART (most probably xtal) for smooth boot log on UART. + clock-names: + items: + - const: TBG-A-P + - const: TBG-B-P + - const: TBG-A-S + - const: TBG-B-S + - const: xtal + minItems: 1 + maxItems: 5 + '#clock-cells': + const: 1 +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' +additionalProperties: false +examples: + - | + uartclk: uartclk@12000 { + compatible = "marvell,armada-3700-uart-clock"; + reg = <0x12010 0x4>, <0x12210 0x4>; + clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>, <&tbg 3>, <&xtalclk>; + clock-names = "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal"; + #clock-cells = <1>; + }; -- 2.20.1