Received: by 2002:a05:6a10:c7c6:0:0:0:0 with SMTP id h6csp3168748pxy; Wed, 4 Aug 2021 04:12:35 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyWCsh8SooqJerlgTuJNqASzNPrSzapPhns5Az7SnfXCKylDyI+zunutKnnkvIMTrKbbkZF X-Received: by 2002:a05:6402:40c4:: with SMTP id z4mr14613494edb.120.1628075554913; Wed, 04 Aug 2021 04:12:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628075554; cv=none; d=google.com; s=arc-20160816; b=SexsoUnObbWTPTZpfIfo6ldS9eZGHMFXc2E62UyC2TDm6lwq8MbA9ZFCuuaZTe0jOi ZgK1+ZX024yoJjj/2H5NtNkfh9VRa90LjxS1SMk4Ah8LLgso0u1U4ep8OQAhYlSs2Eqk aXQKdgyk3k4vQ9d2SIo7cYE3nk2U1HwVDJt939i/7BqMbxk46NaziQDGcTbzSQqz7ufr O6xOj7DSYnHAaFZlCAozBSBjeY0Ue2HHJ9afL+4PnMaZGjkgJRPPjGd0+ZBxfc9fe7yd 7PYouRQy4vEgrJhLvEXvBBQ8GU/8LD+y8uIOcma0HFhxAJy30C6ClizYmMQh9o1oTnxw 0hjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:organization :from:references:cc:to:subject; bh=Ao8PFQsn4UYcH+weRVH+GQtGSbxolwFVr5upm6Y/rdY=; b=fRtI4RTJKKnfLfuwerkCrNYpcl3I0hcTHKsU6Gy5AeM/f3+HP8fehne+2XoBWMF7TT zgQ1IYcyAws0LbrCnE0aHYYzm61XZn7PxP/SLauFw+IG29SYR0u/xmnMgldhpBsvEhh6 lhJmPRFANs3mO5Tg9r3D1z9TYz3nj2nasMwkGbvz9Jg7uuT97hqy94XrwU3yDOpnjjHf 3vdLOg+zXxmeAsltyraaCtWNw1dZU3u9Q51dJNqZ9CKwyZ+WA40z/f4wrye8NKE9mqU8 AdW5iZfQ1M7FxMkq2Ds6wF+6FoxDByVAQMWATOwTgadCo4JDsTloxN4sKjDfIIQx/2aZ QloA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h8si2038378ejj.422.2021.08.04.04.12.11; Wed, 04 Aug 2021 04:12:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237613AbhHDKwD (ORCPT + 99 others); Wed, 4 Aug 2021 06:52:03 -0400 Received: from mga17.intel.com ([192.55.52.151]:29882 "EHLO mga17.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237593AbhHDKwD (ORCPT ); Wed, 4 Aug 2021 06:52:03 -0400 X-IronPort-AV: E=McAfee;i="6200,9189,10065"; a="194176956" X-IronPort-AV: E=Sophos;i="5.84,293,1620716400"; d="scan'208";a="194176956" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Aug 2021 03:51:50 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.84,293,1620716400"; d="scan'208";a="419390433" Received: from ahunter-desktop.fi.intel.com (HELO [10.237.72.174]) ([10.237.72.174]) by orsmga006.jf.intel.com with ESMTP; 04 Aug 2021 03:51:47 -0700 Subject: Re: [PATCH v4 2/5] mmc: sdhci: always obey programmable clock config in preset value To: =?UTF-8?B?TWljaGHFgiBNaXJvc8WCYXc=?= , Kevin Liu , Michal Simek , Suneel Garapati , Ulf Hansson Cc: linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, Al Cooper References: From: Adrian Hunter Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki, Business Identity Code: 0357606 - 4, Domiciled in Helsinki Message-ID: Date: Wed, 4 Aug 2021 13:52:21 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Firefox/78.0 Thunderbird/78.12.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 25/07/21 12:20 pm, Michał Mirosław wrote: > When host controller uses programmable clock presets but doesn't > advertise programmable clock support, we can only guess what frequency > it generates. Let's at least return correct SDHCI_PROG_CLOCK_MODE bit > value in this case. If the preset value doesn't make sense, why use it at all? > > Fixes: 52983382c74f ("mmc: sdhci: enhance preset value function") > Signed-off-by: Michał Mirosław > --- > v4: no changes > v3: added a comment for this case > v2: no changes > --- > drivers/mmc/host/sdhci.c | 7 +++++-- > 1 file changed, 5 insertions(+), 2 deletions(-) > > diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c > index c7438dd13e3e..3ab60e7f936b 100644 > --- a/drivers/mmc/host/sdhci.c > +++ b/drivers/mmc/host/sdhci.c > @@ -1859,11 +1859,14 @@ u16 sdhci_calc_clk(struct sdhci_host *host, unsigned int clock, > > pre_val = sdhci_get_preset_value(host); > div = FIELD_GET(SDHCI_PRESET_SDCLK_FREQ_MASK, pre_val); > - if (host->clk_mul && > - (pre_val & SDHCI_PRESET_CLKGEN_SEL)) { > + if (pre_val & SDHCI_PRESET_CLKGEN_SEL) { > clk = SDHCI_PROG_CLOCK_MODE; > real_div = div + 1; > clk_mul = host->clk_mul; > + if (!clk_mul) { > + /* The clock frequency is unknown. Assume undivided base. */ > + clk_mul = 1; > + } > } else { > real_div = max_t(int, 1, div << 1); > } >