Received: by 2002:a05:6a10:c604:0:0:0:0 with SMTP id y4csp382559pxt; Wed, 4 Aug 2021 13:48:17 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzC+yi9IlLfKzQXy+hh439aUg7QwjFP+QE4YdxMeNaqY9zQMrBEYsTILuMJxAaLZYeQY2Bm X-Received: by 2002:a05:6638:3a9:: with SMTP id z9mr1309659jap.6.1628110097228; Wed, 04 Aug 2021 13:48:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628110097; cv=none; d=google.com; s=arc-20160816; b=nAAruOdWUd1HSCLqRdMO09BfrUCLr4GDvAqkjlllmRj8iqBnqVWP/AA6CqavNTJ2FR vpM1slk9FQ/QMPSbdvVJ46CfDAgqDjdl4oW0wYGINs5Va4StlLgWY3UKP+6s2vgVHD9b I3pz3gsf9qnroP3VSGcKyitATaWONSY6z7xQ/D8mSfUyQpOBzXfNnBa7//v2QuYIVkSi p7fYjzsxZBkFaE9LxhUaqOvYClS7oM6rNtOWxEAHuWLPUnJ4YPOzuRqlP8Q9NsKGQJKS S4ihL/nxh4YpFWBXfFvOJ9QtkYzBfG4AhJH3kXR0IWjAUtcx1rtQ5BGGbtyolj0WL96r RK9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=abXcDYBcXMdn3MUMGQRhlQvwZA/288gtnAZGRj1TzXk=; b=ZasGLE4bOlZCB+f3G4yJjh/popLYk7vLtHmjfzxcJUcWMCelipAShFH0U5Jklktqec t9K0icWwfzw5FX5Yx7zBUwxvINQj+S3vvUfPLQVX8pXJgkAPdsEGH8HCPlqIR7zFey+L jjqHZdlJAj8J+OI8KgNlj1QkOk59HFe0wceRWxHSiACONcs21n8vHI9d4wVtw7UqnBgJ 4lJnnywCXOoeLsYSFXTcEnb3F5CTvJiVmTsisbOPDSOXTdxHZGnKA/SPmtOascRWbZcz TZ/OuWXva0Ni6feC3U1JUKTJOzavZYtvihmz9/GfyMbIIKPH4sDgc9pWyGqH53bxGSc2 qNcw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i6si3629664ilv.68.2021.08.04.13.48.04; Wed, 04 Aug 2021 13:48:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240225AbhHDSPU (ORCPT + 99 others); Wed, 4 Aug 2021 14:15:20 -0400 Received: from mga02.intel.com ([134.134.136.20]:49822 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240128AbhHDSPF (ORCPT ); Wed, 4 Aug 2021 14:15:05 -0400 X-IronPort-AV: E=McAfee;i="6200,9189,10066"; a="201151113" X-IronPort-AV: E=Sophos;i="5.84,295,1620716400"; d="scan'208";a="201151113" Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Aug 2021 11:14:51 -0700 X-IronPort-AV: E=Sophos;i="5.84,295,1620716400"; d="scan'208";a="503075880" Received: from mjkendri-mobl.amr.corp.intel.com (HELO skuppusw-desk1.amr.corp.intel.com) ([10.254.17.117]) by fmsmga004-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Aug 2021 11:14:50 -0700 From: Kuppuswamy Sathyanarayanan To: Thomas Gleixner , Ingo Molnar , Borislav Petkov , Peter Zijlstra , Andy Lutomirski Cc: Peter H Anvin , Dave Hansen , Tony Luck , Dan Williams , Andi Kleen , Kirill Shutemov , Sean Christopherson , Kuppuswamy Sathyanarayanan , x86@kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v5 10/12] x86/tdx: Add MSR support for TDX guest Date: Wed, 4 Aug 2021 11:13:27 -0700 Message-Id: <20210804181329.2899708-11-sathyanarayanan.kuppuswamy@linux.intel.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210804181329.2899708-1-sathyanarayanan.kuppuswamy@linux.intel.com> References: <20210804181329.2899708-1-sathyanarayanan.kuppuswamy@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: "Kirill A. Shutemov" Operations on context-switched MSRs can be run natively. The rest of MSRs should be handled through TDVMCALLs. TDVMCALL[Instruction.RDMSR] and TDVMCALL[Instruction.WRMSR] provide MSR oprations. RDMSR and WRMSR specification details can be found in Guest-Host-Communication Interface (GHCI) for Intel Trust Domain Extensions (Intel TDX) specification, sec 3.10, 3.11. Signed-off-by: Kirill A. Shutemov Reviewed-by: Andi Kleen Reviewed-by: Tony Luck Signed-off-by: Kuppuswamy Sathyanarayanan --- Change since v4: * Removed You usage from commit log. Changes since v3: * None arch/x86/kernel/tdx.c | 67 +++++++++++++++++++++++++++++++++++++++++-- 1 file changed, 65 insertions(+), 2 deletions(-) diff --git a/arch/x86/kernel/tdx.c b/arch/x86/kernel/tdx.c index bdd041c4c509..d16c7f8759ea 100644 --- a/arch/x86/kernel/tdx.c +++ b/arch/x86/kernel/tdx.c @@ -104,6 +104,55 @@ static __cpuidle void tdg_safe_halt(void) BUG_ON(ret); } +static bool tdg_is_context_switched_msr(unsigned int msr) +{ + switch (msr) { + case MSR_EFER: + case MSR_IA32_CR_PAT: + case MSR_FS_BASE: + case MSR_GS_BASE: + case MSR_KERNEL_GS_BASE: + case MSR_IA32_SYSENTER_CS: + case MSR_IA32_SYSENTER_EIP: + case MSR_IA32_SYSENTER_ESP: + case MSR_STAR: + case MSR_LSTAR: + case MSR_SYSCALL_MASK: + case MSR_IA32_XSS: + case MSR_TSC_AUX: + case MSR_IA32_BNDCFGS: + return true; + } + return false; +} + +static u64 tdg_read_msr_safe(unsigned int msr, int *err) +{ + u64 ret; + struct tdx_hypercall_output out = {0}; + + WARN_ON_ONCE(tdg_is_context_switched_msr(msr)); + + ret = _tdx_hypercall(EXIT_REASON_MSR_READ, msr, 0, 0, 0, &out); + + *err = ret ? -EIO : 0; + + return out.r11; +} + +static int tdg_write_msr_safe(unsigned int msr, unsigned int low, + unsigned int high) +{ + u64 ret; + + WARN_ON_ONCE(tdg_is_context_switched_msr(msr)); + + ret = _tdx_hypercall(EXIT_REASON_MSR_WRITE, msr, (u64)high << 32 | low, + 0, 0, NULL); + + return ret ? -EIO : 0; +} + unsigned long tdg_get_ve_info(struct ve_info *ve) { u64 ret; @@ -130,19 +179,33 @@ unsigned long tdg_get_ve_info(struct ve_info *ve) int tdg_handle_virtualization_exception(struct pt_regs *regs, struct ve_info *ve) { + unsigned long val; + int ret = 0; + switch (ve->exit_reason) { case EXIT_REASON_HLT: tdg_halt(); break; + case EXIT_REASON_MSR_READ: + val = tdg_read_msr_safe(regs->cx, (unsigned int *)&ret); + if (!ret) { + regs->ax = val & UINT_MAX; + regs->dx = val >> 32; + } + break; + case EXIT_REASON_MSR_WRITE: + ret = tdg_write_msr_safe(regs->cx, regs->ax, regs->dx); + break; default: pr_warn("Unexpected #VE: %lld\n", ve->exit_reason); return -EFAULT; } /* After successful #VE handling, move the IP */ - regs->ip += ve->instr_len; + if (!ret) + regs->ip += ve->instr_len; - return 0; + return ret; } void __init tdx_early_init(void) -- 2.25.1